

Final Report 1995-2005



UPPSALA UNIVERSITET





This document including cover and appendices as pdf file.

Contents

- <u>Summary</u>
- <u>Sammanfattning</u>
- Facts about partners, finances and organisation
- The Centre Development over 10 years
- <u>Technical and scientific results</u>
- Final words
- <u>Statements form ASTEC industrial partners</u>
- Appendix 1 ASTEC Publications 1995-2007
- Appendix 2 Business ratios 1995-2007
- Appendix 3 Projects, their acronyms, names, leaders, goals, time period, volume and publication rate.
- <u>Appendix 4 Theses made in ASTEC projects and the position and affiliation of the former students in</u> <u>September 2007</u>

Tables and figures

- Table A. The industrial participation in ASTEC during 1995-2005.
- <u>Table B. Each partners contribution to ASTEC</u>
- Table C. Board members during 1995-2005
- Table D. Scientific advisory board

Summary

ASTEC (Advanced Software Technology) was a competence centre, which focused on advanced tools and techniques for software development. Development of software accounts for a significant part of the costs in the construction of a number of important products, such as communication systems, transportation and process control systems, of Swedish industry. ASTEC's vision were that software should be developed using high-level specification and programming languages, supported by powerful automated tools that assist in specification, analysis, validation, simulation, and compilation. ASTEC has conducted pre-competitive and industrially applicable research that contributed to fulfil this vision, built up a concentrated research environment, and been a forum for contacts and exchange of ideas between academia and industry. Four primary examples of ASTEC results are:

- 1. The High Performance Erlang compiler system: this tools is now widely used in the telecommunication industry, and its importance will grow in the future.
- 2. The UPPAAL and TIMES Toolsets for modeling, analysis, and implementation of embedded systems have spawned a startup company, and are world-leading in their domains
- 3. The Worst Case Execution Time Analysis tools chain, which takes a C program as input and automatically generates a WCET estimate for the program, has been evaluated on a range of examples from the embedded software industry
- 4. Tools and results on symbolic model checking, including the tool FixIT, which was the first application of SAT-solving technology to complete automated verification, and a tool to automatically perform fault tree analysis incorporated into Prover Technology's plug-in in Scade.

The scientific results of ASTEC have been widely recognised, with several award winning papers and tools. The amount of publications has been large: 266 publications whereof 51 theses (PhD, Lic and MSc). The network effects have been great with 170 persons directly involved in writing. A number of undergraduate courses have been directly involved in projects, stretching over up to 6 months. Furthermore, expertise emanating from the research teams and activities has been incorporated in the gradual update of the course programmes given at the universities involved. A close co-operation between Uppsala University and Mälardalen University and the industry has been developed through staff mobility during ASTEC's lifetime.

Sammanfattning

ASTEC (Advanced Software Technology) var ett kompetenscentrum för utveckling av avancerade tekniker och verktyg för programvaruutveckling. Utveckling av programvara utgör en betydande del av konstruktionskostnaden för viktiga produkter som kommunikationssystem, transport och processtyrningssystem i svensk industri. ASTEC's vision var att programmvara ska utvecklas med hjälp av högnivåprogramspråk som stöds av kraftfulla automatiska verktyg för specificering, analys, simulering och kompilering. För att uppnå visionen utförde ASTEC prekompetitiv forskning av hög industriell relevans. ASTEC byggde upp en forskningsmiljö som blev ett forum där kontakter och idéer flödade mellan universitet och industri. Fyra exempel på konkreta resultat av samarbete är:

- 1. "High Performance Erlang" kompilator systemet. Detta verktyg används nu allmänt (även internationellt) inom telekomindustrin. Vi ser att dess betydelse kommer att öka med tiden.
- 2. UPPAAL och TIMES verktygen för modellering, analys, och konstruktion av inbyggda system är världsledande inom sitt område. De har även gett upphov till ett nystartat företag.
- 3. "Worst Case Execution Time Analysis tool chain" (analys av maximal körtid för ett program) kan för ett program skrivet i C automatiskt ge den längsta tid detta program kan tänkas ta på sig att utföra sin uppgift. Detta verktyg har utvärderats på en mängd inbyggda program från industrin.
- 4. Två verktyg för "symbolic model checking". FixIT var den första första analysprogrammet som använde SAT-lösare för automatisk verifiering. Ett automatiskt verktyg för felanalys har byggts in i Prover Technology's plug-in i Scade.

ASTEC's vetenskapliga produktion (266 publicationer varav 51 avhandlingar (doktor, licenciat and examensarbeten)) har fått ett brett internationellt erkännande, bland annat vann flera uppsatser och verktyg priser. Nätverket som byggdes upp omfattade bland annat 170 personer som författare till publikationerna. Några universitetskurser blev direkt inblandade i vetenskapliga projekt som kunde vara upp till 6 månader. Innehållet i flera kurser upppdaterades med forskningsresultat från ASTEC som utgångspunkt. Ett nära samarbete utvecklades mellan Uppsala universitet och Mälardalens högskola genom att personal flyttade mellan arbetsplatserna.

Industrial partners in ASTEC	No. of						Year					
	years	2005	2004	2003	2002	2001	2000	1999	1998	1997	1996	1995
ABB Automation Products AB					1	1	1	1				
АВВ	7			1								
ABB Automation Technologies AB		1	1									
AbsInt Angewandte Informatik GmbH	2	1	1									
Arcticus Systems AB	2	1	1									
Cross Country Systems AB	5	1	1	1	1	1						
ENEA Embedded Technology AB	-	1	1									
OSE Systems AB	5			1	1	1						
Ericsson Radio Systems AB										1	1	1
Ericsson Telecom Systems AB										1		
Ericsson Utvecklings AB							1	1	1			
Ericsson AB (APZ)	11	1	1									
Ericsson AB (Erlang OTP, UKI/O)		1	1									
Ericsson AB (KI/EAB)		1	1									
Ericsson AB				1	1	1						
ESAB Welding Equipment AB	3			1	1	1						
I.A.R. Systems AB	11	1	1	1	1	1	1	1	1	1	1	1
Logikkonsult NP AB	3									1	1	1
Mecel AB	6						1	1	1	1	1	1
Mobile Arts	3	1	1	1								
Prover Technology AB	8	1	1	1	1	1	1	1	1			
Rational Software Scandinavia AB	4								1	1	1	1
T-Mobile (UK) Ltd.	1			1								
Telelogic AB	-						1	1				
Telelogic Sverige AB	5			1	1	1						
Telia AB										1	1	1
Telia Validation AB	11						1	1	1			
Validation AB	11			1	1	1						
WM data Validation AB		1	1									
TIDORUM AB	2	1	1									
UPAAL Sweden AB	2						1	1				
Virtutech AB	5	1	1	1	1	1						
Volcano Communicaton Technologies AB	5			1	1	1	1	1				
Volvo Teknisk Utveckling AB	7	1	1	1	1	1	1	1				
Sum=	108	15	15	14	12	12	10	10	6	7	6	6

Facts about partners, finances and organisation

Table A. The industrial participation in ASTEC during 1995-2005. Company names within the same row represent essentially the same partner whose name or internal organisation has changed during the years.

Partners

The expansion of ASTEC together with industrial changes in infrastructure and has led to a total of 34 involved partners in ASTEC (Table A). Three industrial partners have been involved in ASTEC from the start in 1995 until the end in 2005, Ericsson, IAR and Validation. From the personal point of view we have had contact with the same persons in many companies throughout the changes in industry. Three academic partners has helped Uppsala university to carry out the research, KTH (1995-1998), SICS (1996-2001) and Mälardalen university (2001-2005). At the initial years were NUTEK (Närings- och teknikutvecklingsverket) the organising partner, after a reorganisation in 2001 were research and development tasks moved to the new Verket för innovationssystem, (VINNOVA).

Finances

The contributions to ASTEC from all partners each phase (Table B). The total contributions after 10 years were 156 MSEK.

Organisation

The consortium

ASTEC was formed as a consortium of academic and industrial partners. Research groups at Uppsala University, the Swedish Institute of Computer Science (SICS), Mälardalen University and the first years also KTH, studied mainly formal methods, functional, logic and constraint programming languages, compilation, and on embedded, distributed, and real-time systems, together with companies with a substantial software production and thus a large interest in software development, and companies that produce tools for software development. Further details about accounting

and economy are given in *Appendix* 2. A notable figure is that the number of companies grew with about one company per year.

Contributions (MSEK)	Phase	e 1	Yea	r 3	Phase	e 2	Phase	e 3	Phase	e 4	SU	И	Total
Partner	in kind	cash	in kind	cash	in kind	cash	in kind	cash	in kind	cash	in kind	cash	
Academia	5,8		2,3		9,2		18,8		12,6		48,8	0,0	48,8
NUTEK/VINNOVA	,	5,7		3,1	,	12,1		16,9		14,1	0,0	51,9	51,9
ABB Automation Products AB					0,3			,			0,3		
ABB							0.6				0.6		2,9
ABB Automation Technologies AB							/		1.4	0.6	1.4	0.6	
AbsInt Angewandte Informatik GmbH									2,0		2,0	1	2,0
Arcticus Systems AB									0,1		0,1		0,1
Cross Country Systems AB							0,3		0,1		0,4		0,4
ENEA Embedded Technology AB									0.3		0.3		1.0
OSE Systems AB							0,8				0,8		1,2
Ericsson Radio Systems AB	0,6										0,6		
Ericsson Telecom Systems AB	0,2		0.5	0,9							0,6	0.9	
Ericsson Utvecklings AB	, î		Č.		0,7	4,2					0,7	4,2	
Ericsson AB (APZ)					,				0,8	0,5	0,8	0,5	16,5
Ericsson AB (Erlang OTP, UKI/O)									1,8	1,0	1,8	1,0	
Ericsson AB (KI/EAB)									0,9		0,9	1	
Ericsson AB							2,8	1,7	,		2,8	1,7	
ESAB Welding Equipment AB							0,0	<i>,</i>			0,0	<i></i>	0,0
I.A.R. Systems AB	0,4		1,5		4,3		5,1		0,7		11,9		11,9
Logikkonsult NP AB							,,, _,, _				0,0		0,0
Mecel AB	1,2		0,2		0,8						2,3		2,3
Mobile Arts							0,8		1,0		1,8		1,8
Prover Technology AB	0,9		0,4		0,5		2,3		3,5		7,6		7,6
Rational Software Scandinavia AB	1,0		0,3								1,3		1,3
T-Mobile (UK) Ltd.								0,4			0,0	0,4	0,4
Telelogic AB					0,2						0,2		0.4
Telelogic Sverige AB							0,2				0,2		0,4
Telia AB	2,0										2,0		
Telia Validation AB			0,2		1,4						1,5		1 2
Validation AB							0,6				0,6		4,5
WM data Validation AB									0,1	0,1	0,1	0,1	
TIDORUM AB									0,6		0,6		0,6
UPAAL Sweden AB											0,0		0,0
Virtutech AB							0,3		0,8		1,1		1,1
Volcano Communicaton Technologies AB					0,0		0,0				0,0		0,0
Volvo Teknisk Utveckling AB					0,2		0,2				0,3		0,3
SUM	12,2	5,7	5,3	4,1	17,5	16,3	32,7	19,1	26,7	16,3	94,4	61,5	155 9
Total (in kind + cash)	17,9		9,4		33,8		51,8		43,0		200		155,5

Table B. Each partners contribution to ASTEC divided into the four phases. Note that year 3 became a separate phase. The phases had different length Phase 1, 2 years; Year 3, 1 year; Phase 2, 2 years; Phase 3, 3 years and Phase 4, 2 years. Company names within the same row represent essentially the same partner whose name or internal organisation has changed during the years.

Management

The management of ASTEC were structured as follows: Within Uppsala University, ASTEC is a separate financial unit, hosted by the Department of Information Technology. The participating institutions and companies employed all personnel involved in ASTEC.

ASTEC Activities were controlled by a board (Table C). Daily management was performed by the director, Bengt Jonsson (1995-2004) Konstantinos Sagonas (2004-2005), the assisting director, Konstantinos Sagonas (2002-2004), the administrative research coordinator Roland Grönroos (1998-2005), and the respective project leaders (Appendix 3). The directors and project leaders had regular monthly meetings.

Area coordinators for each technical area were responsible for strategic project planning and for planning seminars together with the coordinator. Longer-term project planning and progress was supervised by the Scientific Advisory board (Table D), which also carried out internal reviews. All funding decisions are taken by the board. The board followed activities through project reports, and contributed to ensure the industrial relevance of ASTEC work.

The scientific work in ASTEC was carried out in cooperation between the participating research groups, both in industry and academia. There were (and still are) many informal links, discussions, and technical links between projects within ASTEC. Formal components in this cooperation were the ASTEC seminar series, which typically meets twice a month, and regularly organized program area seminars. Two-day workshops for the entire ASTEC were conducted annually.

Table C. Board members during 1995-2005										
Name	Period									
Ewert Bengtsson	Uppsala University	990101 - 991231								
Bjarne Däcker	Pensioner (former Ericsson AB)	990101 - 051231								
Martin Eriksson	Validation AB	000101 - 031231								
Peter Eriksson	ABB Automation Technologies AB	040101 - 051231								
Erik Hagersten	Uppsala University	000101 - 051231								
Catrin Hansson-Granbom	Ericsson Utvecklings AB	020101 - 031231								
Seif Haridi	SICS/KTH	990101 - 991231								
Sten Hellström	Mecel AB	990101 - 001208								
Olle Landström	IAR AB	990101 - 051231								
Jan Lindblad	ENEA OSE Systems AB	020101 - 051231								
Björn Lisper	Mälardalen University	000101 - 051231								
Lena Nyberg	WM data AB	040101 - 051231								
Åke Sandberg	Telia Validation AB	990101 - 991231								
Mike Williams	Ericsson AB	040101 - 051231								

Table D. Scientific advisory board										
Name	Affiliation	Period								
Prof. Alan Burns	University of York	1998								
Prof. Neil Jones	University of Copenhagen	1998 – 2005								
Prof. Bernhard Steffen	University of Dortmund	1998 – 2005								
Prof. Neeraj Suri	TU Darmstadt	1998 – 2005								

The Centre Development over 10 years

History and Evaluations of ASTEC

During the first two years (Phase 1), ASTEC activities focussed on establishing collaboration links between academia and industry by conducting projects where techniques from academia were applied to problems in industry, thereby creating a network of contacts.

To address recommendations of the first ASTEC evaluation, in Phase 2, a *strategic research plan*, which structures challenges for the long-term development of ASTEC, was developed. Based on this plan, more research competence has been recruited and strengthened to build up key areas of ASTEC such as compilation, and the administrative support was strengthened by appointing a research coordinator (Roland Grönroos, 40%). Also in Phase 2, an international *scientific advisory board* was appointed <u>Table D</u>. The scientific advisory board conducted several self-imposed internal reviews in Phase 2, 3 and 4. These reviews have pointed out strengths and weaknesses in the technical work of ASTEC, provided guidance, and resulted in shifts of focus of some projects.

The second, mid-term NUTEK evaluation in year 2000 generally expressed its satisfaction with the work of ASTEC and with the measures taken since the first review. Specific recommendations for individual projects and for the structure of ASTEC in general were made and most of them have been followed. In particular, we mention:

• The recommendation that the ASTEC board be enriched with influential leaders from industry partners. Catrin

Hansson-Granbom (from Ericsson AB) and Jan Lindblad (from OSE Systems AB) joined the ASTEC board, and an assisting director was appointed.

• That procedures and mechanisms be developed that ensure that all researchers and participants are well informed about projects, technology transfer plans, and the interrelationships between projects. In response to this recommendation, ASTEC created the **CODER** project cluster, organized half-day long seminars where work from the three technical areas of ASTEC was presented in a concentrated form, and has kept the frequency of meetings between project leaders high.

The Research Programme of ASTEC

The research program of ASTEC has steadily focussed on advanced tools and techniques for software development. Development of software accounts for a significant part of the costs in the construction of a number of important products, such as communication systems, transportation and process control systems, of Swedish industry. It is thus a vital interest to be able to produce better software at lower cost. One of the means to achieve this is to improve the tools and techniques used for software development. ASTECs vision has been that, wherever possible, software should be developed using high-level specification and programming languages, supported by powerful automated tools that assist in specification, analysis, validation, simulation, and compilation. The purpose of ASTEC has been to conduct pre-competitive and industrially applicable research that contributes to this vision, to build up and offer a concentrated research environment in the software technology area, and to be a forum for contacts and exchange of ideas between academia and industry.

Initially, in 1995, the ASTEC research program defined as the union of 4 **program areas**: Requirements engineering, programming paradigms, implementation techniques, and analysis techniques. The focus of ASTEC was to establish collaboration links academia with industry by conducting projects where techniques from academia were applied to problems in industry. 4 projects were initiated in 1995, each focusing on a specific application domain.

The first international evaluation criticized ASTEC on several points, one of which was that ASTEC did not systematically identify and pursue relevant longer-term research problems. As a reaction to this criticism, in phase two, a strategic perspective for the long-term development of ASTEC was added. A *Strategic Research Plan* was developed, which structures longer-term challenges addressed by ASTEC.

In the A *Strategic Research Plan*, the research activities of ASTEC are structured into *program areas*, which focus the efforts from several projects and are responsible for a wider dissemination of the conclusions, conducting seminars or specialised courses as deemed necessary. The areas are interrelated in that progress in one area is dependent on the state of the art in the others.

Each program area is either an *application* area, which provides problems to drive the research, or a *technical* program area, which serve to develop techniques, tools, and methods. A particular project can very well span over several of these areas, typically at least one technical area and one application area.

The application areas are

- Software for Automotive and Vehicle Applications, including embedded and safety-critical software, often deployed on a distributed network, and
- Data- and telecommunication systems, with requirements on mobility, high distribution, massive concurrency, and code replacement without disruption of the continuous operation of the system.

The technical areas are

- Validation and verification is concerned with high-level notations for expressing requirements and design specifications, together with tools and (formal) methods for analysis of specifications for the purposes of verification, validation, test generation, and tracing of requirements.
- **Programming language implementation and compilation** is concerned with the implementation and use of high-level (concurrent) programming languages, together with the development of compilation technology for (time- or space-) efficient program execution and code generation for different architectures.
- **Real-time, embedded, and distributed systems** is concerned with features specific to software development for real-time, embedded, or distributed systems, such as predictability, timeliness, scheduling, and distribution.

The strategic research plan formulates longer-term research goals which require basic research and address important industrial problems. Based on the plan, research competence has been recruited and strengthened to build up key areas, and long-term Ph.D. thesis projects have been formulated. As example, the area of compilation was included within ASTEC, where competence was recruited and strengthened.

Also in phase two, an international Scientific Advisory Board was appointed, consisting of profs. Alan Burns (York), Neil Jones (Copenhagen), and Bernhard Steffen (Dortmund), later also prof. Neeraj Suri (Gothenburgh). The Scientific Advisory Board conducted annual internal reviews. The reviews of the Scientific Advisors have pointed out strengths and weaknesses in the technical work, and resulted in some shifts of projects. As an example, the work on requirements, started in Phase 1, was phased out in Phase 2, and later replaced by work on testing.

After the restructuring in Phase 2, ASTEC developed into a focussed research unit with a critical mass within its key areas. ASTEC has since then performed research on the highest international level. Impressive recognized research results have been produced, of both theoretical and practical nature, and are published in leading conferences. ASTEC collaborates with other national research initiatives, and has strong international collaboration links. A sign of recognition is that centre groups participate in an increasing number of European collaboration projects.

The number of industrial partners of ASTEC has been steadily increasing. Results from ASTEC work have been transferred and are used in industry. Some of the technology development in ASTEC has been transferred into industrial products, which are currently supported by ASTEC groups. The academic-industrial collaboration has given ASTEC research very valuable access to industrial software for experimentation, evaluation, and code development, as well as a rich source of interesting research problems.

The production of Ph.D., Lic., and M.Sc. graduates has continued. The centre contributes courses to national and local graduate and undergraduate education. Several tools produced in ASTEC work are used in graduate and undergraduate education, both locally, nationally, and internationally. ASTEC has been a catalytic force in the creation of new academic positions, including chairs, within its area.

Two notable characteristics of software development within many of the ASTEC projects facilitate industrial implementation and technology transfer:

- 1. The existence of software, concurrently with a commercial version, in an open-source version which is not significantly different than the commercial one. Such is for example nowadays the case for the Erlang/OTP system from Ericsson. Existence of an open-source version, not only allows distribution of code without getting hang up into legal issues, but also provides a whole new community of users which is significant in number. Perhaps not surprisingly (since they have access to the code), some of the open-source users are quite knowledgeable and are often more committed to improving the software than its paying users. Moreover, they are not afraid to try new, unsupported features and seem to have more time to provide valuable feedback than commercial users. All these, have e.g. allowed the HiPE compiler to be first released as an unsupported component of Erlang/OTP, get feedback and an ``informal approval" from the open-source user community, thereby making the decision to also include HiPE in the commercial version of Erlang/OTP (which is the one typically used in telecom applications) easier to take.
- 2. Because of the close industrial collaboration, it is quite often the case that state-of-the-art academic research projects carried out under the aegis of ASTEC have access to production-size, industrial-quality software. This software is given as source code, which can be used to conduct experiments and serve as a ``real-life" benchmark. This has given the research on compilation, execution-time analysis, and on formal verification, a unique opportunity to evaluate the applicability and effectiveness of new techniques in realistic settings rather than on synthetic (and often toy) benchmarks.

Organization and Collaboration

Initially, in 1995, the research groups of ASTEC were located at Uppsala University (UU), the Royal Institute of Technology (KTH), the Swedish Institute of Computer Science (SICS), with Uppsala University as the main site for the center. After 2000, the involvement of KTH and SICS gradually declined, and was replaced by activities at Mälardalen University in Västerås.

ASTEC was formed as a consortium of academic partners with strong research programs in different areas of software technologies, and of companies which either have a substantial software production or produce tools for software development. During phase 1, i.e., the first two years, the focus of ASTEC was to establish collaboration links academia with industry by conducting projects where techniques from academia were applied to problems in industry. This phase created a network of contacts between academia and industry.

The First NUTEK Evaluation was not fully satisfied with ASTECs functioning. Its recommendations were addressed by several measures, including the following.

- Working out a strategic research plan pointing out strategic research areas, and plans for promoting them. During several years around 2000, ASTEC promoted national workshops in each strategic research area, as well as industrial seminars.
- ASTEC standardized a model for industrial Ph.D. students, in which a student was half-time employed by a university and a company, while still devoting most of his/her time to research in ASTEC.
- The administrative support was reinforced by appointing Roland Grönroos as half-time research coordinator shared with ARTES.

The organization of ASTEC Management stabilized to the following points

- Within Uppsala University, ASTEC is a separate financial unit, hosted by the Department of Information Technology. The participating institutions and companies employed all personnel involved in ASTEC.
- ASTEC Activities are controlled by a board of 7 member, chaired by Bjarne Däcker.
- The director, the assisting director, the administrative research coordinator, and the respective project

coordinators performed daily management. The directors and project coordinators had regular monthly meetings.

- Area coordinators for each technical area were responsible for strategic project planning and for planning seminars. The Scientific Advisory board, consisting of Neil Jones, Bernhard Steffen, and Neeraj Suri, which conducted yearly internal reviews, supervised longer-term project planning and progress.
- The board took all funding decisions. The board followed activities through project reports every 6 months, and contributed to ensuring the industrial relevance of ASTEC work.

The scientific work in ASTEC was carried out in cooperation between the participating research groups, both in industry and academia. There were many informal links, discussions, and technical links between projects within ASTEC. Formal components in this cooperation were the ASTEC seminar series, which typically meet twice a month, and regularly organized program area seminars. Two-day workshops for the entire ASTEC were conducted annually, in conjunction with reviews by the Scientific Advisory Board.

An important improvement in the organizational foundation for ASTEC has been the formation of strong University Departments at its research nodes.

In January 1999 the various small departments at Uppsala University dealing with different aspects of IT were joined to two large departments, and the Virtual IT-faculty was created to coordinate and promote the role of IT within the university in different ways. These reforms created the very strong Department of Information Technology. Generally speaking, ASTEC was been part of this increased focus on the IT area within the university both in the sense that the program had advantages from it and that the activities within ASTEC have been seen as part of the focus on IT at Uppsala University.

Mälardalen University has over the last several years developed MRTC (the Mälardalen Real-Time REsearch Centre) into a strong environment for Real-Time research, now with around 100 researchers.

Many ASTEC projects have involved only one industrial partners, especially in the earlier phases of ASTEC. ASTEC has strived to make projects involve several industrial partners, thereby also promoting contacts between them. After year 2000, this has resulted in the formation of several project clusters, such as

- The **Erlang Cluster** containing projects involving Erlang, including **HiPE** (at UU) and Erlang/OTP (at Ericsson) development teams, the **Failure analysis** project, and the testing project at Mobile Arts AB.
- Another example of close coordination between different activities in ASTEC is the formation of the **CODER** (Cluster on Distributed and Embedded Real-Time systems) cluster, which originated from integration of the **WCET** group with the **WPO** group, and which also includes the projects **TAS** and **Remodeling**. The rationale for forming the **CODER** cluster is that there are obvious synergies between research on compilation techniques for embedded systems and research on execution-time analysis of code for such systems. In practice, this has worked out very well. There is a research compiler infrastructure shared by the two groups, and there have been several joint graduate seminars on program analysis techniques.
- The work in the **CODER** cluster is geographically and organizationally dispersed, with nodes at Uppsala University, IAR Systems, CC-Systems, ABB, OSE Systems AB, and Mälardalen University. There is also a steady cooperation with C-Lab in Paderborn, Germany. This has worked well, thanks to using email, instant messaging programs, and the use of CVS (Concurrent Versions System) to share text and code.
- The **Testing** project clusters has involved work at Validation AB, Ericsson AB, and Mobile Arts AB, and previously Volvo Technical Development Corp.

Technical and scientific results

<u>Appendix 1, ASTEC Publications 1995-2007</u> list the 266 publications produced. <u>Appendix 3</u> shows ASTEC Projects, their acronyms, names, leaders, goals, time period, volume and publication rate.

Application Areas

A.2.1. Software for Data- and Telecommunication Systems

ASTEC has been guided by the ficion that development of communications software should be conducted, not by large organisations employing heavy and often old-fashioned software development processes, but by small, well-qualified teams working with powerful development tools that enable them to quickly turn an innovative idea into a products. This means that the tools should preferably embody solutions to typical requirements for these systems, including reliability, massive concurrency, ability to update systems with new functionality while in operation, etc. Therefore, ASTEC has been actively involved in the development of the *Erlang* programming language, and several projects have centered around applications written in Erlang. Erlang is a concurrent functional programming language designed by Ericsson to ease the development of large-scale, distributed, soft real-time applications. Erlang has thus far been used quite successfully in the telecommunication industry, both within Ericsson Telecom, where it was designed and developed, and by other companies (both within Sweden and internationally). Examples of product whose software is written in Erlang are scalable ATM switching systems, ADSL delivery systems, next-generation call centers, scalable internet servers, mail robustifiers *etc.* ASTEC's involvement in the context of Erlang has spanned various aspects of

Erlang's design, implementation, and use:

- at the level of programming language design, two significant extensions of the Erlang language (a package system and a parameterized module system) have been designed and implemented in the context of the **HiPE** (High Performance Erlang) project;
- at the level of the efficient implementation of the language, the HiPE native code compiler and a shared heap runtime system architecture have been developed and fully incorporated within the Erlang/OTP (Open Telecom Platform) system;
- at the level of enhancing the robustness and safety of applications, tools that aid the verification and testing of applications written in Erlang have been developed in the context of the ASTEC projects **ErlVer** (Erlang Verification), **Failure Analysis**, and **Testing**.

We describe these software tools below.

The major goal of the **HiPE** project has been to improve the performance characteristics of Erlang applications through better implementations of the language. The project started by developing a native code compiler for Erlang. A native code compiler with a SPARC back-end was developed and open-source released as an autonomous system, called the *HiPE system* in March 2000. Aiming to achieve more impact on the Erlang community, the **HiPE** project thereafter incorporated and integrated the HiPE native code compiler in the Erlang/OTP system from Ericsson (which is the most commonly used implementation Erlang, and certainly the only system used in commercial applications). The HiPE compiler then became a fully integrated and supported component in Erlang/OTP started from release R9B in 2002.

In addition to compiler development, a sub-project within the **HiPE** project developed an alternative runtime system architecture for the Erlang/OTP system. Its main characteristic is the use of a shared heap space for all Erlang processes, which enables inter-process communication to occur with significantly less costs. This work is nowadays also fully integrated within the Erlang/OTP system (starting with R9B). More information can be found at <u>Erlang/OTP's homepage</u>.

The HiPE compiler improves the performance of Erlang applications from a few percent up to an order of magnitude. Furthermore, significant space improvements (e.g. an order of magnitude reduction) from uses of the shared heap runtime system architecture can often be observed in large, highly concurrent Erlang applications (e.g. in the *NETSim* product from Ericsson). Feedback from users of features of Erlang/OTP developed in the context of the **HiPE** project is quite positive. As a concrete example, in 2003, another company, T-Mobile, joined ASTEC as a new industrial partner and became the second industrial partner of the **HiPE** project (the first being Ericsson).

Software for telecommunication systems often possesses certain characteristics, such as massive and dynamic concurrency and on-line updating of software, that prohibit the use of fully automatic verification techniques. To permit verification of such software programmed in Erlang a major effort has been undertaken in the **ErlVer** project. A significant part of the work is described in the Ph.D. Thesis of Lars-åke Fredlund (Sept. 2001). An operational semantics for Erlang has been developed, with a property specification language and a novel proof system for compositional and inductive reasoning. To support verification, a proof assistant with a state-of-the-art graphical user interface and considerable support for proof automation is available: the Erlang Verification Tool (EVT). The feasibility of the method has been illustrated in case studies such as, e.g., the verification of a core part of the Mnesia distributed database system which is part of the standard Erlang distribution. As a side effect of the Erlang verification effort, two patent applications at Ericsson's Computer Science Laboratory were indirectly stimulated.

The EVT tool is rather ambitious, in that it allows to verify arbitrary properties of the behavior of an Erlang program, which could be expressed in a general property language. As a consequence, it is difficult to obtain automatic proofs for properties of programs of significant size. Motivated by this, two smaller projects were carried out have aiming at the automated validation and testing of certain characteristics of typical applications written Erlang.

- 1. More specifically, the **Failure analysis** project has developed a tool which focuses on analyzing only the failure behavior of a telecom application, but which in return is able to do so fully automatically on applications of significant size. The techniques developed in the context of this project analyze what is the effect of a process failure on the overall system and how the system can recover from such a failure. These techniques crucially assume (and also check) that the programmer has used the built-in support for failure recovery that is provided by the Erlang/OTP platform. The tool has been evaluated on several parts of the software in the AXD 301 switch.
- 2. Another automated tool for analyzing the behaviour of telecom applications written in Erlang has being developed in the **Testing** project in collaboration with the company Mobile Arts AB. The tool allows the automatic generation of test sequences for telecom protocols. The generation considers both control and data aspects of the protocol; data parameters are handled symbolically. The tool assumes that the protocol to be tested is specified as a state machine, and generates a test suite. The tool has been applied to a product developed by MobileArts, for which it is possible to achieve a very high degree of coverage.

A.2.2. Software for Embedded Applications

A lot of effort is currently devoted to developing and formalizing a complete methodology for building software in embedded systems, for instance within the automotive industry. Such a methodology should cover the entire chain from requirements to running code on a specific target platform. Systems are often assembled from parts delivered by subcontractors, and requirements on resource consumption are often very stringent. Challenging research problems include development of notations for requirements, techniques for system modeling and for analyzing whether a component or a collection of components conforms to requirements, techniques for mapping a design onto a distributed target architecture, and for generating code which satisfies requirements on memory, power and timing consumption.

ASTEC has addressed the development of tools that address larger chunks in the development chain by combining solutions to several related problems. Two major efforts in this area are the TIMES tool, which combines modeling, schedulability analysis, schedule synthesis, and code synthesis, and the development of an integrated tool for calculating the WCET (Worst-Case Execution Time) of embedded programs.

TIMES is a tool for Modeling and Implementation of Embedded Systems, which supports modelling, simulation, verification, schedulability analysis, synthesis of (optimal) schedules and executable code. It is appropriate for systems that can be described as a set of tasks which are triggered periodically or sporadically by time or external events. Currently TIMES supports code generation for the LegoOS platform. A system model consists of three parts: a control part represented as a network of timed automata extended with tasks, parameters of the triggered tasks, and a scheduling policy. The unique feature of TIMES is that it supports a more general process model (timed automata) than usual in classic scheduling theory, where processes are usually assumed to be periodic. The schedulability analysis then avoids overly pessimistic results, made possible by exploiting recent advances in verification of timed systems, as embodied in UPPAAL. in Section A.2.3. The TIMES tool received the Best tool award at the ETAPS conferences in April 2002.

The WCET project has produced an end-to-end prototype tool that takes a C program as input and automatically generates a WCET estimate for the program. The aim is to make the WCET calculation (almost) fully automatic, thus relieving the programmer from the burden of current practice to annotate the program with flow information, and to measure (by testing or simulation) the execution time of individual code segments.

The prototype tool integrates solutions to all parts of the WCET problem puzzle: it compiles the program and generates a representation of its structure, it makes a semantic analysis of the program code and generates flow information that states how many times each part may be executed, it analyzes the effects of low-level processor features, such as caches and pipelines, and finally it combines all the information to calculate the actual WCET of the program. The tool is built on the modular tool architecture developed within the WCET project for combining modules that solve each particular subproblem into an end-to-end tool.

The quality of the results generated by the WCET tool are very competitive. For the classes of processor addressed by the pipeline analysis, very tight results have been demonstrated. The flow analysis gives good flow information for simple programs, and is continually being extended to handle greater parts of the C language. Thanks to working within a compiler, very powerful analyses are possible which are much harder for an approach that starts from the object code.

The ASTEC WCET group has been active throughout the entire lifetime of ASTEC (1995 - 2005). The group was initially situated at Uppsala University, then activities started at Mälardalen University under the leadership of Prof. Björn Lisper, and towards the end of ASTEC the group was fully migrated to Mälardalen University.

The first activities of the group were initial studies like the industry enquiry 1997. Later, Jan Gustafsson and Andreas Ermedahl published seminal papers on automatic flow analysis for WCET analysis 1997 and 1998. Another research direction was pursued by Jakob Engblom and Andreas Ermedahl, who developed advanced low-level analysis and calculation methods.

From the end of the 90ies, the group has developed to become one of the world's leading groups in static WCET analysis. The group has very good relations with the WCET international research community, and is active in European research networks such as ARTIST2 and the forthcoming ARTIST-DESIGN.

Leading members of the group delivered PhD theses in the WCET area during the forthcoming years (Gustafsson 2000, Engblom 2002, Ermedahl 2003).

During the final years of ASTEC, the group published results at most of the real-time workshops, conferences and symposiums world-wide, as well as in leading journals on real-time and computer systems. The group also developed a well-known WCET analysis prototype tool, SWEET (SWEdish Execution Time analysis tool).

The work has been performed with good contacts with the industry, like Volvo and Enea. For example, a series of industrial case studies have been performed from 1998 and onwards. These results of these case studies have been published at several scientific conferences.

In cooperation with CC Systems, the **TAS** (Time-Accurate Simulation) project has (in a series of M.Sc. theses) developed techniques to simulate distributed real-time systems in real time, in order to allow efficient testing and debugging on a regular PC. They have been proven by use in industrial pilot studies together with customers of CC-Systems, and are being used today at CC-Systems to develop new embedded control systems. TAS is a good example of how the university world can help small companies adopt and develop simple but powerful ideas into

techniques that confer concrete competitive advantages.

Timing properties are also central for the **Remodeling** project, conducted in cooperation with ABB Robotics, but this project has a different goal, namely to develop techniques to recover the structure of old, complex, real-time software, in order to allow easier maintenance and addition of new functionality, also by third parties. The project uses measurements to generate a model of an existing system that covers resource usage of programs, such as timing properties, memory consumption, and performance properties.

There is an increasing industrial interests in using UML as a standard modeling language, for the development of embedded systems. Most software tools for UML support only editing, modeling and simulation, and no analysis. Gunnar Övergaards Ph.D. thesis (2000) lays a foundation for such tools by providing a formal semantics for a significant portion of UML.

Technical Areas

A.2.3. Validation and Verification Technology

The area considers methods and tools for specifying and analysing properties of the behavior of systems and system components. The emphasis is on formal approaches to requirement and design specification, and on methods and tools for establishing adherence of systems to their specifications.

During the life span of ASTEC, several industrial case studies were carried out, in which industrial protocols and distributed software systems were verified using existing verification tools, such as UPPAAL, aiming at evaluating the industrial applicability and usefulness of the existing techniques and tools, some of which are developed in the Validation and Verification area. The UPPAAL tool implements techniques for modeling systems and their components on a high level of abstraction, and for analyzing whether a collection of components actually cooperate to meet system requirements. It has been successfully applied to the analysis of timing-dependent bus protocols. The Ph.D. thesis of Paul Pettersson (1999) contains a sequence of case studies which analyze the behaviour of systems of components, using the UPPAAL tool. Several case studies are taken from automotive applications. A conference paper presenting a case study on a gearbox controller, conducted in collaboration with Mecel AB, was invited for publication to the Springer Verlag journal STTT (Software Tools for Technology Transfer). Mecel AB and Uppsala also collaborated on the analysis of a car locking system at SAAB.

A result of the work on case studies within ASTEC, is the development of BUTLER by Mecel AB. BUTLER is a tool set for structuring requirements and design models for automotive systems.

Verification is carried out on a *model* of the system, the creation of which is a significant effort. It is not reasonable to expect that industrial software development develops both a software system and a model of it as separate activities. Moreover, it is a challenge to develop executable code from such models with predictable timing behaviours. Main research issues include schedulability analysis and schedule synthesis. The **Software Synthesis** project was created in 2000 to develop the TIMES tool, which is designed for schedulability analysis and generation of executable code with predictable timing behaviour from design models that can be analyzed by UPPAAL. The TIMES tool is based on UPPAAL, but also incorporates recent results on schedulability analysis.

In classic scheduling theory, real time tasks (processes) are usually assumed to be periodic, i.e. tasks arrive (and will be computed) with fixed rates periodically. Analysis based on such a model of computation often yields pessimistic results. To relax the stringent constraints on task arrival times, we have proposed to use automata with timing constraints to model task arrival patterns. This yields a generic task model for real time systems. The model is expressive enough to describe concurrency and synchronization, and real time tasks which may be periodic, sporadic, preemptive or non-preemptive, as well as precedence and resource constraints. We believe that the model may serve as a bridge between scheduling theory and automata-theoretic approaches to system modeling and analysis. The standard notion of schedulability is naturally generalized to automata. An automaton is schedulable if there exists a scheduling strategy such that all possible sequences of events accepted by the automaton are schedulable in the sense that all associated tasks can be computed within their deadlines. It has been shown that the optimal schedulability checking problem for such models is decidable and for fixed priority scheduling strategy, the problem can be efficiently solved by reachability analysis on timed automata using only 2 extra clock variables. The analysis can be done in a similar manner to response time analysis in classic Rate-Monotonic Scheduling.

The TIMES tool can be downloaded at <u>www.timestool.com</u>. (It is freely available for research and educational purposes.) It provides a graphical interface for editing and simulation, an engine for schedulability analysis, and a compiler. Given a system design model consisting of

- a set of application tasks whose executions may be required to meet mixed timing, precedence, and resource constraints,
- a network of timed automata describing the task arrival patterns, and
- a preemptive or non-preemptive scheduling policy,

TIMES will generate a scheduler, and calculate the worst case response times for the tasks. The design model may be further validated using a model checker (e.g. UPPAAL) and then compiled to executable C-code using the compiler.

The **Testing** project, which started in the previous period, has in the last years focused on model-based test generation, i.e., automated generation of test suites from a formal design model. The work extends existing techniques for finite-state models in two directions.

- Automated generation of *real-time* tests, (which check also quantitative delays) from timed automata specifications, is developed in collaboration with Aalborg University. The generation is guided by supplying test purposes and/or a coverage criterion. Several different coverage criteria are supported. A distinctive feature of our techniques is that for a given test purpose and coverage criterion, a time-optimal (i.e., taking shortest time) test suite can be generated by using an existing extension of UPPAAL to generate optimal test executions.
- Automated generation of tests that consider data parameters using *symbolic* techniques is developed in collaboration with MobileArts AB. Tests are generated from finite state machines extended with boolean data variables. The implementation work has been able to capitalize on other tools developed in the Erlang work of ASTEC.

In the previous period, techniques for translating formal specifications into so-called *test oracles*, i.e., programs that observe the specified system during testing and report when requirements are violated, were developed in a case study in collaboration with Volvo Technical Development AB. This work has been continued by connecting this generation to the Simulink environment, thus making the oracle generation facility usable by embedded systems engineers.

During 2002 – 2003, the **SMC** project in collaboration with Prover Technology AB has, based on the Prover Plug-in implementation of Stålmarck's algorithm, which in 2000 generated the tool FixIt, focussed on extending the design tool Esterel Scade with the Prover Plug-In to automatically perform fault tree analysis, a wide-spread method for finding minimal combinations of failures of components leading to a failure of the whole system. This allows designers to verify, for example, that it takes at least three components to fail simultaneously to cause the system to become unsafe. The automatic verification is done by repeatedly calling the Prover model-checker. Our implementation extends the Prover Plug-In model checker, The tool proved capable of analysing relatively large examples provided by ONERA CERT, Saab AB, and Airbus.

Final words

During its lifetime, ASTEC has witnessed the buildup of strong and internationally leading research units, primarily at Uppsala University and Mälardalen University. At its beginning in 1995, the involved research groups were rather small in size, but during the lifetime of ASTEC, several chairs were created, and the research infrastructure was expanded. ASTEC has been a major driving force for this development and also benefited from it. Several of ASTEC's results, in particular the software systems that were developed over many years, count among the best examples of combining industrial applications with first-class scientific research. ASTEC produced many successes, but its mission is by no means fulfilled. The importance of the just mentioned software systems will only grow in the future, judging by the available signs. It takes a long timed to change development processes in industry. Although much has been done, due to the development of system complexity ASTEC's initial vision "to increase the quality, safety and maintainability of software products" remains at least as valid now as it was 10 years ago. We are now entering a new era for software development, with the introduction of multicore processors. Tool support and high-level programming and specification languages will be even more important in this new era, implying that the mission of ASTEC must be carried on. It will be exciting to participate and to observe.

Statements from ASTEC industrial partners

• The ASTEC partners developing the tool are very open for suggestions and try hard to make the tool as useful as possible for our needs. The development went a little slower than expected, mainly because of the underestimated amount of work that was involved in building EVT. However, without the ASTEC cooperation, we would not have had a tool at all.

ASTEC brought, above all, much knowledge into Ericsson.

Thomas Arts, (Computer Science Lab, Ericsson Utvecklings AB)

• The HiPE team has been much more practical and concrete than we expected.

The HiPE team has proposed and developed a new tagging schema for Erlang which means that Erlang programs have access to the full address space of 4 Gbyte. Their implementation has been incorporated into the Erlang/OTP compiler and this means that it can be presented to the users already in rev 7 instead of rev 8 which means several months earlier.

Bjarne Däcker (Computer Science Lab, Ericsson Utvecklings AB)

• The industrial partners of the centre have also contributed to our understanding of the end-user problems when using our products.

Olle Landström (IAR-systems AB)

- The initial work carried out in the project has resulted in a tool (FixIt) which scales up better than classical BDD-based techniques on several classes of systems. Gunnar Stålmarck (Prover Technology AB)
- The techniques developed have been used in industrial pilot studies together with ESAB and Rolls-Royce Marine, and are being used today at CC Systems to develop new embedded control systems. Jörgen Hansson (CC-systems AB)
- Some results from HiPE which are now integrated into the product are:
- Improved Garbage Collection.
- Native code generation for SPARC and Intel X86 (for evaluation in real products)
- Compiler improvements and optimizations.
- Packages , a hierarchical module system.

Kenneth Lundin (Product Manager of Erlang/OTP within Ericsson).

- During the first years of cooperation the center was a good way for IAR Systems to recruit skilled students. Olle Landström (IAR Systems AB).
- Our (Enea Embedded Technology, formerly OSE Systems) membership in the ASTEC research group gives us several benefits. It allows us to try out, and influence the development of, some of the most advanced real time analysis tools on this planet.

Our participation in ASTEC has also led us to participate actively in the european level research community, with many interesting contacts with researchers from UK, Germany, France and Finland. Jan Lindblad (Enea Embedded Technology)

• The ASTEC-work has been done by a PhD student, Johann Deneux. The work is mainly an implementation of known theoretical "formal method" results into a "practical tool". Doing this is a good example of technology transfer from academia to industry.

Ove Åkerlund (Prover Technology AB)

• Participating in ASTEC allows Virtutech to help explore these interesting issues that we would otherwise not have the competence to pursue on our own.

Jakob Engblom, PhD. (Senior developer @ Virtutech)

- "We have on top of the original plan made a cash contribution of 500 000 SEK since Dialyzer has been such success within the HiPE project and already shown to be valuable for Ericsson." Kenneth Lundin (Product Manager of Erlang/OTP within Ericsson).
- The research results have been to very big benefit for us. To mentions a few points:

- Typechecking of Erlang resulted in the Dialyzer tool which now is part of the Erlang/OTP product. Dialyzer is used within several development projects within Ericsson and is a very valuable tool in finding error in early phases (before function test) and this saves a significant costs during development.

- The bitstring and binary comprehension suggestion (additions to the Erlang language) is very interesting and will be added to the product during 2006.

- Many small ideas regarding SMP (Symmetrical Multi-processing) support in the Erlang emulator have sprung from the HiPE group and are now implemented in the product. The SMP support is a real important feature since it allows Erlang programs to take advantage of multi-core technology very easily. Kenneth Lundin (Product Manager of Erlang/OTP within Ericsson).

- "Seen from my perspective, the two contributions from Astec which have gone straight into industrial use (in one way or another) are Hipe and Dializer."
- Michael Williams (Ericssson AB)
- The collaboration with ASTEC on development of Tidorum's WCET tool was useful both directly -- much of the work on a tool version for the Renesas H8/300 processor was completed in 2004 -- and indirectly as it exposed the tool's architecture to outside review and comment. The contact with ASTEC contributed to Tidorum joining the ARTIST2 Network of Excellence, cluster on "Compilers and Timing Analysis" which started in 2004. The ASTEC/WCET work, in 2004 and currently, on improved modelling of the arithmetic computations in a program (interval analysis, pointer analysis) is very interesting to Tidorum and there is a clear need to add such functionality to Tidorum's WCET tool in the future. Niklas Holsti, Tidorum Ltd.

Updated 07-Dec-2007 17:35 by Roland Grönroos

e-mail: info -at- astec.uu.se Location: http://www.astec.uu.se/Reports/final/ASTEC_final_report.shtml

- <u>Uppsala University</u>
 - Department of Information Technology
 - ASTEC

ASTEC publications 1995-2007

Statistical data 1995-2007

Publication t	ype No.	Pub	lication	
Journal, Book	38	Yea	NO.	
Conference (with ref	ree system) 91	1995	5 1	
Workshop	45	1996	67	
Technical report	39	1997	' 19	
Submitted	0	1998	3 12	
PhD thesis	10	1999) 22	
Lic thesis	9	2000) 35	
M.Sc. thesis	34	2001	28	
SUM	266	2002	2 33	
		2003	34	
		2004	28	
		2005	5 30	
		2006	6 15	
		2007	2	
		SUN	266	
		The most frequent w	iters No	o. of publications
The total number of o	contributing reseracher is 170.	Ermedahl, A.		35
The mean number of	authors per publication is 2,5.	Sagonas, K.		33
		Engblom, J.		31
		Yi, W.		29
		Pettersson, P.		24
		Gustafsson, J.		22
		Jonsson, B.		17
		Lisper, B.		13
		Johansson, E.		12
		Fredlund, L		11
		Andersson, J.		11
		Wall, A.		11
		Pettersson, M.		10

Publication type							year							
	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	Sum
Journal		1	2	2			1	4	9	4	7	8		38
Conference		1	6	5	8	14	9	17	6	13	7	4	1	91
Workshop		1	1	2	5	6	9	2	14	2	3			45
Technical report	1	3	9	2	4	4	4	3	3	4	2			39
Submitted														0
PhD thesis					1	2	1	2	1	1		1	1	10
Lic thesis					1	1		1	1		4	1		9
M.Sc. thesis		1	1	1	3	8	4	4		4	7	1		34
Sum	1	7	19	12	22	35	28	33	34	28	30	15	2	266
Table 1. ASTEC publications per type for each year.														

ASTEC publications 1995-2007

Abdulla, P. A., Ben Henda, N., Deneux, J., Jonsson, B. and Reidmar, T. 2004. "Detecting Dataflow Dependencies in Billing Processing Systems." In Proceedings of the 1st International Symposium on Leveraging Applications of Formal Methods (ISoLA '04) Paphos, Cyprus, October. Abdulla, P. A., Bjesse, P. and Eén, N. 2000. Symbolic Reachability Analysis Based on SAT-Solvers In Proc. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS) . ps Abdulla, P. A., Bouajjani, A., Jonsson, B. and Nilsson, M. 1999. Binary Communication in Parameterized System Verification Nordic Workshop on Programming Theory, Uppsala, October 7, Technical report 1999-008, Department of Information Technology. vol: 8 . <u>ps</u> Abdulla, P. A., Bouajjani, A., Jonsson, B. and Nilsson, M. 1999. Handling Global Conditions in Parameterized System Verification In Proc. 11th Int. Conf. on Computer Aided Verification vol: LNCS1633 pages: 134-145 . ps Abdulla, P. A., Deneux, J. and Akerlund, O. 2004. Designing Safe, Reliable Systems using Scade In Proc. ISoLA '04: 1st International Symposium on Leveraging Applications of Formal Methods . ps Abdulla, P. A., Iyer, P. and Nylén, A. 2000. SAT-solving the coverability problem for unbounded Petri net Technical report, Department of Information Technology, Uppsala University . ps Abdulla, P. A., Iyer, P. and Nylén, A. 2000. Unfoldings of unbounded petri nets In Proc. 12 Int. Conf. on Computer Aided Verification, Lecture Notes in Computer Science vol: 1855 pages: 495-507 . ps Altenbernd, P. 1997. Cross-Compiling Software Circuits to CHaRy ASTEC Report (replaced by Altenbernd, P. and Hansson, H. 1998) vol: 97/11 . ps Altenbernd, P. and Hansson, H. 1998. The Slack Method: A new method for static allocation of hard real-time tasks Real-Time Journal, Kluwer, ASTEC Report 97/12 vol: 15(2) . ps Amnell, T. 2003. Code Synthesis for Timed Automata Licentiate thesis, Information Technology, Uppsala University, Sept 1 . , pdf Amnell, T., Behrmann, G., Bengtsson, J., D'Argenio, P. R., David, A., Fehnker, A., Hune, T., Jeannet, B., Larsen, K., Möller, O., Pettersson, P., Weise, C. and Yi, W. 2000. UPPAAL - Now. Next. and Future. In Proceedings of Modelling and Verification of Parallel Processes (MOVEP'2k), Nantes, France, June 19 to 23, 2000. LNCS Tutorial , F. Cassez, C. Jard, B. Rozoy, and M. Ryan (Eds.) vol: 2067 pages: 100-125 . ps , pdf, abstract, webpage Amnell, T., David, A. and Yi, W. 2000. A Real Time Animator for Hybrid Systems In Proc. 6th ACM SIGPLAN LCTES'2000. To appear in LNCS. vol: accepted . ps Amnell, T., David, A., Fersman, E., Möller, O., Pettersson, P. and Yi, W. 2001. Tools for Real-Time UML: Formal Verification and Code Synthesis In Proceedings of the Workshop on Specification, Implementation and Validation of Object-oriented Embedded Systems (SIVOES'2001), 18-22 June . <u>ps</u> , <u>pdf</u> , <u>abstract</u> Amnell, T., Fersman, E., Mokrushin, L., Pettersson, P. and Yi, W. 2003. TIMES: a Tool for Schedulability Analysis and Code Generation of Real-Time Systems In Proceedings of the 1st International Workshop on Formal Modeling and Analysis of Timed Systems (FORMATS). ps , pdf , abstract Amnell, T., Fersman, E., Mokrushin, L., Pettersson, P. and Yi, W. 2002. TIMES: A Tool for Modelling and Implementation of Embedded Systems Proceedings of 8th International Conference, TACAS 2002, part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2002 Katoen J.-P., Stevens P. (ed.) . - Springer-Verlag, (Lecture Notes in Computer Science) vol: 2280 pages: 460-464 . ps , pdf , abstract Amnell, T., Fersman, E., Pettersson, P., Sun, H. and Yi, W. 2002. Code Synthesis for Timed Automata Nordic Journal of Computing vol: 9 (4) pages: 269-300 . ps , pdf , abstract , webpage Andersson, E. 2005. Profile-based adaptive JIT compilation in the context of the HIPE compiler Uppsala Master's Theses in Computing Science, Examensarbete IT4, 2005-05-18. vol: 296 . , pdf Andersson, J. 2005. "Modeling the Temporal Behavior of Complex Embedded Systems - A Reverse Engineering Approach" Licentiate Thesis, Mälardalen University Press, June . , pdf , abstract Andersson, J., Krcal, P., Mokrushin, L., Christer Norström, C., Wall, A. and Yi, W. 2004. Modeling and Simulating an Industrial Robot

Technical Reports from the Department of Information Technology, Uppsala University vol: 41 pages: 58-60.

, pdf Andersson, J., Wall, A. and Norström, C. 2006. A Framework for Analysis of Timing and Resource Utilization targeting Complex Embedded Systems ARTES - A network for Real-Time research and graduate Education in Sweden 1997 - 2006, Uppsala University, Editor(s): Hans Hansson pages: 297-329 . , abstract Andersson, J., Wall, A. and Norström, C. 2004. A Framework for Analysis of Timing and Resource Utilization Targeting Industrial Real-Time Systems Technical Report, MRTC . <u>ps</u> , <u>pdf</u> , <u>abstract</u> Andersson, J., Wall, A. and Norström, C. 2004. Validating Temporal Behavior Models of Complex Real-Time Systems in Proceedings of the Fourth Conference on Software Engineering Research and Practice in Sweden (SERPS'04), Linköping, Sweden , September. . , \underline{pdf} , $\underline{abstract}$ Andersson, J., Wall, A. and Norström, C. 2004. Decreasing Maintenance Costs by Introducing Formal Analysis of Real-Time Behavior in Industrial Settings In Proceedings of the 1st International Symposium on Leveraging Applications of Formal Methods (ISoLA '04) Paphos, Cyprus, October., pdf, abstract Andersson, M. 2000. Using SAT Solvers to Verify SMV programmes M.Sc. thesis, Uppsala University ARENA 1996. Applying and Evaluating the ARENA Methodology for Requirements Engineering ASTEC Report vol: 96/03 . ps Arts, T. and Benac Earle, C. 2001. Development of a Verified Erlang Program for Resource Locking In proceedings of Formal Methods in Industrial Critical Systems, Paris, France, July . ps Arts, T. and Dam, M. 1999. Verifying a Distributed Database Lookup Manager written in Erlang ASTEC Report 99/01, In Proc. World Congress on Formal Methods (FM) vol: LNCS 1708 pages: 682-700 . ps , <u>pd</u>f Arts, T. and Noll, T. 2000. Verifying Generic Erlang Client-Server Implementations "Proceedings of the 12th International Workshop on the Implementation of Functional Languages, Lecture Notes in Computer Science, Springer Verlag, Berlin" vol: LNCS . ps Arts, T., Dam, M., Fredlund, L. and Gurov, D. 1998. System Description: Verification of Distributed Erlang Programs In Proc. 15th International Conference on Automated Deduction (CADE'98) vol: LNCS 1421 pages: 38-41. ps Auchter, D. 1997. Tool Support for Requirements Engineering: Applying the ARENA Methodology M.Sc. thesis, Uppsala University, ASTEC Report 97/05 vol: . ps Auchter, D. 1997. From Requirements Engineering to Design: Combining the ARENA and SOMT Method ASTEC Report vol: 97/13 . ps Auchter, D., Blom, J., Bol, R., Fredlund, L.-Å. and Grelsson, T. 1997. Requirements Engineering in a Telecommunication Environment ASTEC Report, Replaces report 96/02 vol: 97/10 . ps Behrmann, G., Bengtsson, J., David, A., Gulstrand Larsen, K., Petterson, P., Yi, W., 2002. UPPAAL Implementation Secrets LNCS proceedings . - Springer Verlag, vol: 2469 pages: 3-22 . Behrmann, G., Bengtsson, J., David, A., Gulstrand Larsen, K., Petterson, P., Yi, W., 2002. **UPPAAL** Implementation Secrets International Symposium on Formal Techniques in Real-Time and Fault Tolerant Systems . ps , pdf , abstract Behrmann, G., David, A., Guldstrand Larsen, K., Yi, W., 2002. New UPPAAL Architecture Workshop on Real-Time Tools proceedings . , webpage Behrmann, G., David, A., Larsen, K., Möller, O., Pettersson, P. and Yi, W. 2001. UPPAAL - Present and Future In Proceedings of the 40th IEEE Conference on Decision and Control (CDC'2001). Orlando, Florida, USA, December 4 to 7, 2001. . ps , pdf , abstract , webpage Benac Earle, C. 2000. Symbolic Program Execution using the Erlang Verification Tool International workshop on functional and logic programming, Benicassim, Spain . ps Benac Earle, C. 2000. Symbolic Program Execution using the Erlang Verification Tool M.Sc. thesis, Uppsala University . ps Bengtsson, J., Griffioen, D., Kristoffersen, K., Larsen, K., Larsson, F., Pettersson, P., Yi, W. 2002. Automated Analysis of an Audio Control Protocol Using UPPAAL Journal of Logic and Algebraic Programming vol: 52-53 pages: 163-181 . Bermudo, N. and Vera, X. 2001. Coyote Project: Documentation Mälardalen Real-Time Research Center, Technical Report, October vol: 39 .

Blom, J. and Jonsson, B. 2003. Automated Test Generation for Industrial Erlang Applications in Proc. 2nd ACM SIGPLAN Erlang Workshop, Uppsala, Aug. . Blom, J., Hessel, A., Jonsson, B. and Pettersson, P. 2004. Specifying and Generating Test Cases Using Observer Automata In proceedings of the 4th International Workshop on Formal Approaches to Testing of Software (FATES'04), LNCS vol: 3395 pages: 125-139 . , pdf Bouajjani, A., Jonsson, B., Nilsson, M. and Touili, T. 2000. Regular Model Checking In Proc. 12th Int. Conf. on Computer Aided Verification, LNCS . ps Boustedt, J. 2002. Automated Analysis of Dynamic Web Services Technical reports from the Department of Information Technology vol: 10 pages: 56 . ps , pdf , abstract Broy, M., Jonsson, B., Katoen, J.-P., Leucker, M. and Pretschner, A. editors. 2005. Model-Based Testing of Reactive Systems Lecture Notes in Computer Science, Springer Verlag vol: 3472 . Burlin, J. 2000. Optimizing Stack Layout For Embedded Systems M.Sc. thesis, Uppsala University . ps Bygde, S. 2006. Abstract Interpretation and Abstract Domains Master Thesis, MRTC . , abstract Byhlin, S. 2004. Evaluation of Static Time Analysis for Volcano Communications Technologies AB Masters Thesis, MRTC . , <u>pdf</u>, <u>abstract</u> Byhlin, S., Ermedahl, A., Gustafsson, J. and Lisper, B. 2005. Applying Static WCET Analysis to Automotive Communication Software 17th Euromicro Conference of Real-Time Systems, (ECRTS'05), Mallorca, Spain . , pdf , abstract Börjesson, H. 1995. Incorporating Worst Case Execution Time in a Commercial C-compiler ASTEC Report vol: 95/01 . ps Carlson, B., Carlsson, M. and Stålmarck, G. 1997. NP (FD) A Proof System for Finite Domain Formulas ASTEC Report vol: 97/15 . ps Carlson, J., Håkansson, J., and Pettersson, P. 2005. SaveCCM: An Analysable Component Model for Real-Time Systems. To appear in: Proceedings of International Workshop on Formal Aspects of Component Software (FACS'05). Electronic Notes in Theoretical Computer Science, Elsevier . , pdf Carlsson, M. 2002. Worst Case Execution Time Analysis, Case Study on Interrupt Latency, For the OSE Real-Time Operating System KTH, Masters Thesis in Electrical Engineering Stockholm 2002-03-18., pdf Carlsson, M. and Ottosson, G. 1996. Anytime Frequency Allocation with Soft Constraints In CP96 Pre-Conference Workshop on Applications . ps Carlsson, M., Engblom, J., Ermedahl, A., Lindblad, J. and Lisper, B. 2002. Worst-Case Execution Time Analysis of Disable Interrupt Regions in a Commercial Real-Time Operating System **RTTOOLS 2002**. Carlsson, M., Ottosson, G. and Carlson, B. 1997. An Open-Ended Finite Domain Constraint Solver Proceedings of International Symposium on Programming Languages: Implementations, Logics, and Programming, LNCS, Springer-Verlag vol: 1292 . ps Carlsson, M., Ottosson, G. and Carlson, B. 1996. Towards an Open Finite Domain Solver In Principles and Practice of Constraint Programming---CP96, Springer-Verlag LNCS vol: 1118 pages: 531-532 . ps Carlsson, R. 2003. Parametrized Modules in Erlang In Proceedings of the Second ACM SIGPLAN Erlang Workshop, Uppsala, Sweden, August, ACM Press pages: 30-36 . Carlsson, R. 2002. Hierarchical module namespaces in Erlang Proceedings of the ACM SIGPLAN Erlang Workshop, Pittsburgh, Pennsylvania . - New York: ACM Press pages: 1-5. Carlsson, R. 2001. An Introduction to Core Erlang In Proceedings of the PLI Erlang Workshop, Florence, Italy, September . ps Carlsson, R. 2000. Extending Erlang with structured module packages Technical Reports from the Department of Information Technology, Uppsala University vol: 2000-01. ps ,

pdf, abstract Carlsson, R., Gustavsson, B. and Nyblom, P. 2004. Erlang's Exception Handling Revisited In Proceedings of the Third ACM SIGPLAN Erlang Workshop, (co-located with ICFP'04), September. ACM Press. Carlsson, R., Gustavsson, B., Johansson, E., Lindgren, T., Nyström, S.-O., Pettersson, M. and Virding, R. 2000. Core Erlang 1.0 language specification Technical Reports from the Department of Information Technology, Uppsala University vol: 30 pages: 28 . ps , pdf , abstract Carlsson, R., Sagonas, K. and Wilhelmsson, J. 2003. Message Analysis for Concurrent Languages In Proceedings of the Static Analysis Symposium Cousot, Radhia (ed.) . - Springer, Berlin (LNCS) vol: 2694 pages: 73-90 Carlsson, R., Sagonas, K. and Wilhelmsson, J. 2006. Message analysis for concurrent programs using message passing In ACM Transactions on Programming Languages and Systems, July vol: 28(4) pages: 715-746 . , pdf Carlsson, R., Sagonas, K. and Wilhelmsson, J. 2005. Message Analysis for Concurrent Programs Using Message Passing accepted by ACM TOPLAS Chugunov, G. and Fredlund, L.-Å. 1999. Verification of Sequential Erlang Programs Nordic Workshop on Programming Theory, Uppsala, October 7 . ps Dam, M. 2003. Proof System for pi-calculus Logics In "Logic for Concurrency and Synchronisation", Studies in Logic and Computation, Oxford Univ Press. de Queiroz (ed.) pages: 145-212 . ps , abstract Dam, M. and Fredlund, L. 1998. On the verification of open distributed systems In Proc. of the 1998 Symposium on Applied Computing (SAC'98) . ps Dam, M. and Gurov, D. 2002. mu-Calculus with Explicit Points and Approximations Journal of Logic and Computation, Abstract in Proceedings of: FICS 2000 vol: 12(2) pages: 43-57 . ps Dam, M. and Gurov, D. 2000. µ-Calculus with Explicit Points and Approximations Fixed Points in Computer Science (FICS 2000) . ps Dam, M. and Gurov, D. 1999. Compositional Verification of CCS Processes In Proc. International Conference PERSPECTIVES OF SYSTEM INFORMATICS (PSI'99) vol: LNCS 1755 pages: 247-256 . ps Dam, M., Fredlund, L. and Gurov, D. 1998. Toward Parametric Verification of Open Distributed Systems In Proc. Compositionality: the significant difference, H. Langmaack, A. Pnueli and W.-P. de Roever (eds.), Springer-Verlag vol: LNCS 1536 pages: 150-185 . ps Damm, W. and Jonsson, B. 2002. Eliminating queues from RT UML model representations. Proc. FTRTFT'02, Lecture Notes in Computer Science vol: 2469 pages: 375-394 . David, A. and Yi, W. 2000. Modelling and Analysis of a Commercial Field Bus Protocol 12th Euromicro Conference On Real-Time Systems, Stockholm, Sweden, June 19th-21th . ps David, A., Hammar, U. and Yi, W. 1999. Modeling and Analysis of a Field Bus Protocol Using Uppaal Nordic Workshop on Programming Theory, Uppsala, October 7 . ps Deneux, J. 2006. Verification of Parameterized and Timed Systems: Undecidability Results and Efficient Methods Digital Comprehensive Summaries of Uppsala Dissertations from the Faculty of Science and Technology vol: 187., pdf Deneux, J. and Akerlund, O. 2004. A Common Framework for Design and Safety Analyses using Formal Methods Proc. International Conference on Probabilistic Safety Assessment and Management (PSAM7/ESREL'04), June. Eén, N. 1999. Symbolic Reachability Analysis based on SAT-Solvers M.Sc. thesis, Uppsala University . ps , pdf Engblom, J. 2004. Understanding Your C Compiler: How to Minimize Code Size In: "The Firmware Handbook", Chapter 18. ed. Jack Ganssle, Elsevier/Newnes. . Engblom, J. 2003. Analysis of the Execution Time Unpredictability caused by Dynamic Branch Prediction In Proceedings of the 9th IEEE Real-Time/Embedded Technology and Applications Symposium (RTAS 2003), Toronto, Canada, May . , webpage Engblom, J. 2003.

Full-System Simulation Technology. Extended abstract appearing in the proceedings of ESSES 2003 (European Summer School on Embedded Systems), Västerås, September, . Engblom, J. 2003. Embedded Systems Computer Architecture. Extended abstract appearing in the proceedings of ESSES 2003 (European Summer School on Embedded Systems), Västerås, September, . Engblom, J. 2002 Processor Pipelines and Static Worst-Case Execution Time Analysis Uppsala dissertations from the Faculty of Science and Technology vol: 36 . , pdf , webpage Engblom, J. 2001. Getting the Least Out of Your C Compiler Embedded Systems Conference (ESC) in San Francisco, April 9-13 . , pdf , webpage Engblom, J. 2001. On Hardware and Hardware Models for Embedded Real-Time Systems IEEE Embedded Real-Time Systems Workshop held in conjunction with the IEEE Real-Time Systems Symposium (RTSS 2001), London, UK, December 3 . , pdf Engblom, J. 1999. Static Properties of Commercial Embedded Real-Time Programs, and Their Implication for Worst-Case **Execution Time Analysis** In Proc. Fifth IEEE Real-Time Technology and Applications Symposium (RTAS '99). IEEE Computer Society Press, Vancouver, Canada pages: 46-55., pdf Engblom, J. 1999. Why SpecInt95 Should Not Be Used to Benchmark Embedded Systems Tools Proc. ACM SIGPLAN 1999 Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES '99) pages: 96-103 . ps , pdf Engblom, J. 1998. Worst-Case Execution Time Analysis for Optimized Code M.Sc. thesis, ASTEC Report 98/01, Uppsala University . ps Engblom, J. 1998. Static Properties of Commercial Real-Time and Embedded Systems, Results from the MARE Project (Measurements of Actual Real-Time and Embedded Programs) ASTEC Report vol: 98/05 . ps Engblom, J. and Ermedahl, A. 2000. Modeling Complex Flows for Worst-Case Execution Time Analysis Proc. 21st IEEE Real-Time systems Symposium (RTSS 2000), Orlando, Florida, December . ps , pdf Engblom, J. and Ermedahl, A. 1999. Pipeline Timing Analysis Using a Trace-Driven Simulator In Proc. The 6th International Conference on Real-Time Computing Systems and Applications (RTCSA'99) . <u>ps</u>, pdf Engblom, J. and Jonsson, B. 2002. Processor Pipelines and Their Properties for Static WCET Analysis Proceeding of the Second Embedded Software Conference (EMSOFT 02), LNCS 2491 . - Springer Verlag, Heidelberg, Germany vol: 2491 . Engblom, J., Altenbernd, P. and Ermedahl, A. 1998. Facilitating Worst-Case Execution Time Analysis For Optimized Code ASTEC Report 98/02, 10th Euromicro Workshop on Real-Time Systems, Berlin . ps Engblom, J., Ermedahl, A. and Stappert, F. 2001. A Worst-Case Execution-Time Analysis Tool Prototype for Embedded Real-Time Systems Workshop on Real-Time Tools (RT-TOOLS), Aalborg, Denmark, August 20 . , <u>pdf</u> , <u>webpage</u> Engblom, J., Ermedahl, A. and Stappert, F. 2001. Validating a Worst-Case Execution Time Analysis Method for an Embedded Processor Technical reports from the Department of Information Technology vol: 30 pages: 10 . ps , pdf , abstract Engblom, J., Ermedahl, A. and Stappert, F. 2000. Structured Testing of Worst-Case Execution Time Analysis Methods Work in Progress Session at 21st IEEE Real-Time systems Symposium (RTSS 2000), Orlando, Florida, December . , <u>pdf</u> , <u>abstract</u> Engblom, J., Ermedahl, A., Sjödin, M., Gustafsson, J. and Hansson, H. 2003. Worst-Case Execution-Time Analysis for Embedded Real-Time Systems International Journal on Software Tools for Technology Transfer vol: 4(4) pages: 437-455., webpage Engblom, J., Ermedahl, A., Sjödin, M., Gustafsson, J. and Hansson, H. 1999. Towards Industry-Strength Worst-Case Execution Time Analysis ASTEC Report vol: 99/02 . <u>ps</u> , <u>pdf</u> Engblom, J., Watzlawick, T. and Barth, A. 2003. Der ausgequetschte Code. A translation into German of "Getting the least out of Your C Compiler", with added examples. Produced by the German office of IAR. This article was selected as one of the articles of the year by Elektronik, and an award was given in March of 2004. Elektronik, issues 8, 10, and 12, . Ericsson, C., Wall, A. and Yi, W. 1999. Timed Automata as Task Models for Event-Driven Systems

In proc. The 6th International Conference on Real-Time Computing Systems and Applications (RTCSA'99),

IEEE press . ps Erikson, J. 2005. Licentiate Thesis Proposal: An Operational Semantics for Parallel Execution of Re-entrant PLEX Technical Report, MRTC . , pdf , abstract Erikson, J. and Lisper, B. 2005. Two Formal Semantics for PLEX 3rd APPSEM II Workshop, APPSEM'05, Frauenchiemsee, Germany, 12 - 15 September . , pdf , abstract Eriksson, O. 2005. Evaluation of Static Time Analysis for CC Systems MRTC report, ISRN MDH-MRTC-183/2005-1-SE, Mälardalen Real-Time Research Centre, Mälardalen University . , pdf , abstract Ermedahl, A. 2003. A Modular Tool Architecture for Worst-Case Execution Time Analysis Uppsala Dissertations from the Faculty of Science and Technology, ISSN 1104-2516 ; 45 pages: 200 . , pdf , abstract Ermedahl, A. 2003. Värre än så här kan det inte bli! ., <u>pdf</u> Ermedahl. A. 2003. Your Timing Could Not Get Any Worse! .pdf Ermedahl, A. and Gustafsson, J. 1997. Realtidsindustrins syn på verktyg för exekveringstidsanalys ASTEC Report vol: 97/06 . ps Ermedahl, A. and Gustafsson, J. 1997. Deriving Annotations for Tight Calculation of Execution Time ASTEC Report 97/04, Euro-Par '97, LNCS vol: 1300 pages: 1298-1307 . ps Ermedahl. A. and Gustafsson. J. 1996. Redovisning av Studiecirkel/Kurs i Exekveringstidsanalys ASTEC Report vol: 96/04 . ps Ermedahl, A., Engblom, J. and Stappert, F. 2002. A Unified Flow Information Language for WCET Analysis WCET Workshop, Wien, June 18. Ermedahl, A., Gustafsson, J. and Engblom, J. 2006. Tidsanalys av programvara - Del 1, grunderna för WCET analys Elektronik i Norden vol: 12 . , <u>abstract</u> , <u>webpage</u> Ermedahl, A., Gustafsson, J. and Engblom, J. 2006. Tidsanalys av programvara - Del 2, tillämpningar och WCET verktyg Elektronik i Norden vol: 13 . , <u>abstract</u> , <u>webpage</u> Ermedahl, A., Gustafsson, J. and Lisper, B. 2005. Experiences from Industrial WCET Analysis Case Studies Proc. Fifth InternationalWorkshop onWorst-Case Execution Time (WCET) Analysis, Palma de Mallorca, July 2005. ed. ReinhardWilhelm (Also presented at Real-Time in Sweden 2005, Skövde, August 2005.) . , pdf , abstract Ermedahl, A., Hansson, H. and Sjödin, M. 1997. Responce-Time Guarantees in ATM Networks. In Proc. 18th IEEE Real-Time Sytems Symposium (RTSS) pages: 274-284 . ps , pdf , webpage Ermedahl, A., Hansson, H., Papatriantafilou, M. and Tsigas, P. 1998. Wait-free Snapshots in Real-Time Systems: Algorithms and Performance ASTEC Report 98/04, Conference version of report 98/04, In Proc. of the 5th International Conference on Real-Time Computing Systems and Applications (RTCSA'98) . ps Ermedahl, A., Stappert, F. and Engblom, J. 2005. Clustered Worst-Case Execution- Time Calculation IEEE Transactions on Computers vol: 54 (9) pages: 1104-1122 . , pdf , abstract Ermedahl, A., Stappert, F. and Engblom, J. 2003. Clustered Calculation of Worst-Case Execution Times Proceedings of the 6th International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2003), San Jose, California, USA, Oct 30th to Nov 1st . ps , pdf , abstract , webpage Evestedt, D. and Kamensky, L. 2000. Symbolic Model Checking of SMV-programs using SAT-solvers 2 M.Sc. theses, Uppsala University . Fersman, E. and Jonsson, B. 2000. Abstraction of Communication Channels in Promela: a Case Study In SPIN 2000: 7th Int. SPIN Workshop on Model Checking of Software, Stanford University, California, in Lecture Notes in Computer Science, Springer Verlag . ps Fersman, E. and Yi, W. 2004. A Generic Approach to Schedulability Analysis of Real Time Tasks Accepted for Publication in Nordic Journal of Computing . , pdf Fersman, E., Mokrushin, L., Pettersson, P. and Yi, W. 2004. Schedulability Analysis of Fixed-Priority Systems Using Timed Automata To appear in journal: Theoretical Computer Science . ps , pdf , abstract

Fersman, E., Mokrushin, L., Pettersson, P. and Yi, W. 2003. Schedulability Analysis using Two Clocks In Proceedings of the 9th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'03) . ps , pdf , abstract Fersman, E., Pettersson, P. and Yi, W. 2002. Timed Automata with Asynchrounous Processes: Schedulability and Decidability Proceedings of 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, TACAS 2002 . - Springer-Verlag, (Lecture Notes in Computer Science) vol: 2280 pages: 67-82 . ps , <u>pdf</u> , <u>abstract</u> Flink, F. 2001. Simuleringsverktyg för kvantifiering och verifiering av distribuerade realtidssystem Examensarbeten på Datorteknik, Chalmers. Fredlund, L.-Å, Gurov, D. Noll, T., Dam, M., Arts, T. and Chugunov, G. 2003. A Verification tool for ERLANG International Journal on Software Tools for Technology Transfer vol: 4/4 pages: 405-420 . Fredlund, L.-Å. 2001. A Framework for Reasoning about Erlang Code PhD-thesis, KTH, TRITA-IT AVH vol: 4 pages: 233 . , pdf , abstract Fredlund, L.-Å. 1999. Towards a Semantics for Erlang Workshop on Foundations of Mobile Computation, Chennai, December 16. Fredlund, L.-Å., Gurov, D. and Noll, T. 2001. Semi-Automated Verification of Erlang Code In Proceedings of: ASE'01, IEEE Computer Society pages: 319-323 . , pdf Fredlund, L.-Å. and Gurov, D. 1999. A Framework for Formal Reasoning about Open Distributed Systems In Proc. Asian Computing Science Conference (ASIAN'99) vol: LNCS 1742 pages: 87-100 . ps Getoor, L., Ottosson, G., Fromherz, M. and Carlson, B. 1997. Effective Redundant Constraints for Online Scheduling ASTEC Report 97/08, In Proceedings of the Fourteenth National Conference on Artificial Intelligence (AAAI '97). American Association for Artificial Intelligence, July . ps Gurov, D. and Chugunov, G. 2000. Verification of Erlang Programs: Factoring out the Side-effect-free Fragment In Proc. 5th International ERCIM Workshop on Formal Methods for Industrial Critical Systems (FMICS'2000) GMD Report vol: 91 pages: 109-122 . ps Gustafsson, J. 2002. Worst Case Execution Time Analysis of Object-Oriented Programs In Seventh IEEE International Workshop on Object-oriented Real-time Dependable Systems (WORDS 2002) January 7-9, 2002 San Diego, CA . IEEE . , abstract Gustafsson, J. 2000. Analyzing Execution-Time of Object-Oriented Programs Using Abstract Interpretation Ph.D. thesis, Uppsala University, DoCS report 00/115 and MRTC report 00/10 . , abstract Gustafsson, J. 2000. Eliminating Annotations by Automatic Flow Analysis of Real-Time Programs In Proc. Seventh International Conference on Real-Time Systems and Applications (RTCSA 2000), IEEE Computer Society Press vol: accepted . Gustafsson, J. and Ermedahl, A. 1998. Automatic derivation of path and loop annotations in object-oriented real-time programs Journal of Parallel and Distributed Computing Practices vol: 1 (2) pages: 61 - 74 . ps Gustafsson, J. and Ermedahl, A. 1997. Automatic derivation of path and loop annotations in object-oriented real-time programs ASTEC Report 97/14, in Workshop for Parallel and Distributed Real-Time Systems (WPDRTS '97), Workshop on Object-Oriented Real-Time Systems (WOORTS'97) and 11th International Parallel Processing Symposium (IPPS'97) . ps Gustafsson, J., Ermedahl, A. and Lisper, B. 2005. Towards a Flow Analysis for Embedded System C Programs The 10th IEEE International Workshop on Object-oriented Real-time Dependable Systems (WORDS'05), Sedona, USA . , <u>pdf</u> , <u>abstract</u> Gustafsson, J., Lisper, B., Kirner, R. and Puschner, P. 2006. Code Analysis for Temporal Predictability Real-Time Systems vol: 32 (3) pages: 253-277 . , pdf Gustafsson, J., Lisper, B., Puschner, P. and Kirner, R. 2003. Input-Dependency Analysis for Hard Real-Time Software In 9-th IEEE International Workshop on Object-oriented Real-time Dependable Systems (WORDS 2003F) Capri Island, Italy, October . , <u>pdf</u> , <u>abstract</u> Gustafsson, J., Lisper, B., Sandberg, C. and Bermudo, N. 2003. A Tool for Automatic Flow Analysis of C-Programs for WCET Calculation WORDS Gustafsson, J., Lisper, B., Sandberg, C. and Sjöberg, L. 2002. A Prototype Tool for Flow Analysis of C Programs WCET 2002 Workshop, Vienna, Editor(s):Guillem Bernat . , pdf , abstract

Gustafsson, P. and Sagonas, K. 2007. Applications, Implementation and Performance Evaluation of Bit Stream Programming in Erlang To appear in: In Proceedings of the Ninth International Symposium on Practical Aspects of Declarative Languages (PADL'07). . , pdf Gustafsson, P. and Sagonas, K. 2006. Efficient manipulation of binary data using pattern matching In the Journal of Functional Programming, January vol: 16(1) pages: 35-74 . , pdf Gustafsson, P. and Sagonas, K. 2005 Bit-level Binaries and Generalized Comprehensions in Erlang In Proceedings of the Fourth ACM SIGPLAN Erlang Workshop, September. ACM Press . , pdf Gustafsson, P. and Sagonas, K. 2004. Adaptive Pattern Matching on Binary Data In Programming Languages and Systems. Proceedings of the 13th European Symposium On Programming, LNCS, Barcelona, Spain, March/April. Springer. vol: 2986 pages: 124-139 . Gustafsson, P., Sagonas, K. 2002. Native Code Compilation of Erlang's Bit Syntax Proceedings of the ACM SIGPLAN Erlang Workshop, Pittsburgh, Pennsylvania . - New York: ACM Press pages: 6-15 Hagersten, E., Albertsson, L. and Engblom, J. 2005. Parallella program ger paradigmskifte Elektroniktidningen, 18 October vol: 13 . , <u>webpage</u> Hansson, H., Lawson, H., Bridal, O., Eriksson, C., Larsson, S., Lönn, H. and Strömberg, M. 1997. BASEMENT: An Architecture and Methodology for Distributed Automotive Real-Time Systems IEEE TC vol: 46(9) pages: 1016-1027 . Hansson, H., Lawson, H., Strömberg, M. and Larsson, S. 1996. BASEMENT a distributed real-time architecture for vehicle applications Real-Time Systems vol: 11 pages: 223-244 Hansson, H., Sjödin, M. and van der Velde, H. 1997. CAN-based Real-Time Lab Environment CAN Newsletter vol: 3 pages: 48-49 . ps , pdf Hessel, A. 2007. Model-Based Test Case Generation for Real-Time Systems Digital Comprehensive Summaries of Uppsala Dissertations from the Faculty of Science and Technology vol: 301 . , <u>pdf</u> Hessel, A. 2006. Model-Based Test Case Selection and Generation for Real-Time Systems IT Licentiate theses vol: 2 . , <u>pdf</u> , <u>webpage</u> Hessel, A. and Pettersson, P. 2004. A Test Case Generation Algorithm for Real-Time Systems In proceedings of the 4th International Conference on Quality Software (QSIC'04), Hans-Dieter Ehrich and Klaus-Dieter Schewe (eds.), IEEE Computer Society pages: 268-273 . , pdf Hessel, A., Larsen, K., Nielsen, B., Pettersson, P. and Skou, A. 2003. Time-Optimal Test Cases for Real-Time Systems In Proceedings of the 1st International Workshop on Formal Modeling and Analysis of Timed Systems (FORMATS). . ps , pdf , abstract Huselius, J. and Andersson, J. 2005. Model Synthesis for Real-Time Systems "Proceedings of the 9th European Conference on Software Maintenance and Reengineering (CSMR'05), Manchester, UK, March 21-23" pages: 52-60 . Håkansson, J. 2000. Automated Generation of Test Scripts from Temporal Logic Specifications M.Sc. thesis, Uppsala University . Håkansson, J., Jonsson, B. and Lundqvist, O. 2003. Generating On-Line Test Oracles from Temporal Logic Specifications International Journal on Software Tools for Technology Transfer vol: 4(4) pages: 456-471 . ps Håkansson, J., Jonsson, B. and Lundqvist, O. 1999. Automated Generation of Test Oracles from Temporal Logic SPecifications Nordic Workshop on Programming Theory, Uppsala, October 7 . ps ljeoma Sandra, I. 2004. Models' Validation for Complex Real-Time Systems Masters Thesis, MRTC . Johansson, E. 1999. Performance Measurements and Process Optimization for Erlang Ph.Lic. thesis, Uppsala University . ps Johansson, E. and Sagonas, K. 2002. Linear Scan Register Allocation in a High-Performance Erlang Compiler. Presented at the 4th International Symposium, Practical Aspects of Declarative Languages (PADL 2002), Portland, OR, USA, January 19-20, LNCS vol: 2257 pages: 299-317 . ps , pdf Johansson, E. and Sagonas, K. 2001. Linear Scan Register Allocation in the HiPE compiler The International Workshop on Functional and (Constraint) Logic Programming (WFLP 2001), Kiel, Germany

September 13-15 . ps , pdf Johansson, E., Nyström, S.-O. 2000. Profile-quided optimization across process boundaries ACM SIGPLAN Workshop on Dynamic and Adaptive Compilation (Dynamo'00), January 18 . ps Johansson, E., Nyström, S.-O., Jonsson, C. and Lindgren, T. 1999. Evaluation of HiPE, an Erlang Native Code Compiler ASTEC Report vol: 99/03 . ps , pdf Johansson, E., Nyström, S.-O., Pettersson, M. and Sagonas, K. 1999. HiPE: High-Performance Erlang ASTEC Report vol: 99/04 . <u>ps</u> , <u>pdf</u> Johansson, E., Pettersson, M. and Sagonas, K. 2000. A High-Performance Erlang System In Proceedings of ACM SIGPLAN. International Conference of Pinciples and Practices of Declarative Programming. . ps , abstract Johansson, E., Pettersson, M., Sagonas, K., and Lindgren, T. 2003. The Development of the HiPE System: Design and Experience Report International Journal on Software Tools for Technology Transfer vol: 4(4) pages: 421-436 . , webpage Johansson, E., Sagonas, K. and Wilhelmsson, J. 2002. Heap Architectures for Concurrent Languages using Message Passing Proceedings of ISMM'2002: ACM SIGPLAN International Symposium on Memory Management . - New York: ACM Press pages: 88-99 Johnsson, A. and Nilsson, R. 2004. Development of an Analysis tool for execution traces Masters Thesis, MRTC Jonsson, B. and Nilsson, M. 2000. Transitive Closures of Regular Relations for Verifying Infinite-State Systems In Proc. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS . ps Jonsson, B. and Padilla, G. 2001. An Execution Semantics for MSC2000 Tenth SDL Forum, Copenhagen, June . ps Jonsson, B. and Sagonas, K. 2003. Special section on ASTEC: an experience in the establishment of collaboration between academia and industry. Preface by the editors International Journal on Software Tools for Technology Transfer vol: 4/4 pages: 401-404 . Krcal, P. and Yi, W. 2004. Decidable and Undecidable Problems in Schedulability Analysis Using Timed Automata In the proceedings of TACAS 2004, the 10th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, March 29 - April 2, Barcelona, Spain. LNCS 2988. ps, pdf, abstract Larsen, K., Larsson, F., Pettersson, P. and Yi, W. 2003. Compact Data Structure and State-Space Reduction for Model-Checking Real-Time Systems In Real-Time Systems - The International Journal of Time-Critical Computing Systems, volume 25, issue 2:3, Kluwer Academic Publisher vol: 25 . , webpage Larsson, J. 1997. Information interface to the scheduling level of a hard real-time systems design model ASTEC Report vol: 97/02 . ps Larsson, J. 1997. Fixed priority scheduling analysis of the powertrain management application example using the schedulite tool ASTEC Report vol: 97/03 . ps Larsson, J. 1996. ScheduLite, A Fixed Priority Scheduling Analysis Tool ASTEC Report vol: 96/01 . ps Larsson, P. 1996. Ett effektivt bevissystem för S4 M.Sc. thesis, Institutionen för teoretisk filosofi, Stockholms Universitet . Lee, S. Ermedahl, A., Lyul Min, S. and Chang, N. 2002. Statistical Derivation of an Accurate Energy Consumption Model for Embedded Processors Technical reports from the Department of Information Technology vol: 11 pages: 20 . , pdf , abstract Lee, S. Ermedahl, A., Lyul Min, S. and Chang, N. 2001. An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors ACM SIGPLAN 2001 Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES'2001), Snowbird, Utah, USA, June 22-23 pages: 1-10 . ps , pdf Lindahl, M., Pettersson, P., Yi, W. 2001. Formal Design and Analysis of a Gear-Box Controller International Journal on Software Tools for Technology Transfer vol: 3 pages: 353-368 . ps , pdf Lindahl, M., Pettersson, P., Yi, W. 1997. Formal Design and Analysis of a Gear-Box Controller: an Industrial Case Study using Uppaal ASTEC Report 97/09, 4th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS). Gulbenkian Foundation, Lisbon, Portugal, 1998. and in LNCS vol 1384, and in

International Journal on Software Tools for Technology Transfer (STTT), 1998 vol: . ps , pdf Lindahl, T. 2002. Compilation of Floating Point Arithmetic in the High Performance Erlang Compiler Uppsala Tekniska Högskola Master Thesis, UPTEC F 02 07, Uppsala University, October . Lindahl, T. and Sagonas, K. 2006. Practical Type Inference Based on Success Typings In Proceedings of the Eight ACM SIGPLAN International Symposium on Principles and Practice of Declarative Programming (PPDP'06), July. ACM Press. pages: 167-178., pdf Lindahl, T. and Sagonas, K. 2005 TypEr: A Type Annotator of Erlang Code In Proceedings of the Fourth ACM SIGPLAN Erlang Workshop, September. ACM Press. . , pdf Lindahl, T. and Sagonas, K. 2004. Detecting Software Defects in Telecom Applications Through Lightweight Static Analysis: A War Story In Proceedings of the Second ASIAN Symposiumon Programming Languages and Systems, LNCS, Taipei, Taiwan, November. Springer. pages: 86-101. Lindahl, T., Sagonas, K. 2002. Unboxed Compilation of Floating Point Arithmetic in a Dynamically Typed Language Environment Proceedings of the 14th International Workshop on the Implementation of Functional Languages (IFL 2002). Madrid, Spain, September 2002. LNCS. Peña Ricardo (ed.) . - Berlin; Springer vol: 2670 . Lindgren, M., Hansson, H. and Thane, H. 2000. Using Measurements to Derive the Worst-Case Execution Time "In Proceedings of RTCSA 2000 Cheju Island, South Korea. IEEE Computer Society". ps Lindgren, T. 1998. Module merging: aggressive optimization and code replacement in highly available systems Reports in Computing Science vol: 154 . ps Lindgren, T. and Jonsson, C. 1999. The Design and Implementation of a High-Performance Erlang Compiler ASTEC Report vol: 99/05 . ps , pdf Lindhult, J. 2005. Licentiate Thesis Proposal: An Operational Semantics for Parallel Execution of Re-entrant PLEX Technical report MRTC: Lindhult_0950:2005 . , <u>abstract</u> Lisper, B. and Erikson, J. 2004. A Formal Semantics for PLEX In 2nd APPSEM II Workshop, APPSEM'04 Tallinn, Estonia, 14-16 April . , pdf , abstract Luna, D. 2004 An AMD64 Backend for HiPE: Implementation, Performance Evaluation, and Lessons Learned Uppsala Master's Theses in Computing Science, Examensarbete DV3, 2004-12-24 vol: 286 . , pdf Luna, D., Pettersson, M. and Sagonas, K. 2005. Efficiently Compiling a Functional Language on AMD64: The HiPE Experience In Proceedings of the 7th ACM SIGPLAN International Conference on Principles and Practice of Declarative Programming (PPDP 2005). July. ACM Press. pages: 176-186 . , pdf Luna, D., Pettersson, M. and Sagonas, K. 2004. HiPE on AMD64 In Proceedings of the Third ACM SIGPLAN Erlang Workshop, (co-located with ICFP'04), September. ACM Press. Löf, D. 2000. Automated Testing of WWW Applications M.Sc. thesis, Uppsala University . Lönn, M. and Pettersson, P. 1997. Formal Verification of a TDMA Protocol Start-Up Mechanism ASTEC Report 97/16. In Proceedings of the 1997 IEEE Pacific Rim International Symposium on Fault-Tolerant Systems pages: 235-242 . ps , pdf Magnusson, U. 2001. An x86 back-end for the HiPE compiler Uppsala Master Thesis in Computing Science 197, Uppsala University, November pages: 19., pdf Makholm, H., Sagonas, K. 2002. On Enabling the WAM with Region Support Proceedings of the International Conference on Logic Programming Stuckey, Peter (ed.) - Springer, Berlin, (LNCS) vol: 2401 pages: 163-178 . Marklund, K. and Albertsson, L. 2005. Dynamic Race Detection for Operating Systems Fifth Conference on Software Engineering Research and Practice in Sweden (SERPS 05) . Marklund, K. and Victor, B. 2004. A simulator approach to data race detection Technical Reports from the Department of Information Technology, Uppsala University vol: 41 pages: 61., pdf Mokrushin, L., Krcal, P., Thiagarajan, P.S. and Yi, W. 2004. Timed vs. Time Triggered Automata CONCUR 2004, London, UK . Montan, S. 2001. Validation of Cycle-Accurate CPU Simulators against Real Hardware

Technical reports from the Department of Information Technology (M.Sc. thesis, Uppsala University) vol: 7. ps, pdf, abstract Nilsson, M. 1999. Analyzing Parameterized Distributed Algorithms M.Sc. thesis, Uppsala University . ps Nilsson, M. 2000. Regular Model Checking Licentiate Theses from the Department of Information Technology vol: 8 pages: 66 . ps , pdf , abstract Nilsson, Magnus 2001. Time Accurate Simulation UPTEC F 01 074, Masters degree project vol: SEP pages: 1-39 . , pdf Noll, T., Fredlund, L.-Å. and Gurov, D. 2001. The Erlang Verification Tool In Proceedings of: TACAS'01, Lecture Notes in Computer Science vol: 2031 pages: 582-585 . ps Norström, C., Wall, A., Andersson, J. and Sandström, K. 2003. Increasing maintainability in complex industrial real-time systems by employing a non-intrusive method in Proceedings of the workshop on Migration and Evolvability of Long-life Software Systems, MELLS 2003, Erfurt, Germany . Nyström, J. and Jonsson, B. 2003. Automatic Assessment of Failure Recovery in Erlang Applications Manuscript . Nyström, J. and Jonsson, B. 2001. Extracting the Process Structure of Erlang Applications Erlang Workshop, Firenze, Sept. 2. . Nyström, S.-O. 2003. A Soft-typing System for Erlang in Proc. 2nd ACM SIGPLAN Erlang Workshop, Uppsala, Aug. . ps Nyström, S.-O., Runeson, J. and Sjödin, J. 2001. Code Compression Techniques for Embedded Systems Manuscript . <u>ps</u> Ottosson, G. and Sjödin, M. 1997. Worst-Case Execution Time Analysis for Modern Hardware Architectures ASTEC Report 97/01, SIGPLAN 1997 Workshop on Languages, Compilers and Tools for Real-Time Systems . <u>ps</u> Ottosson, G., Carlsson, M. 1997. Using Global Constraints for Frequency Allocation ASTEC Report vol: 97/07 . ps Padilla, G. 2000. An Execution Semantics for MSC2000 M.Sc. thesis, Uppsala University . ps Petersson, S. 2005. Porting the Bound-T WCET tool to Lego Mindstorms and the Asterix RTOS Master Thesis, MRTC . , <u>pdf</u> , <u>abstract</u> Petersson, S., Ermedahl, A., Pettersson, A., Sundmark, D. and Holsti, N. 2005. Using a WCET Analysis Tool in Real-Time Systems Education In Real Time in Sweden (RTiS) 2005, Skövde, Sweden, Editor(s):Sten F. Andler pages: 125-128 . , pdf , abstract Pettersson, M. 2000. A staged tag scheme for Erlang Technical reports from the Department of Information Technology vol: 29 pages: 19 . ps , pdf , abstract Pettersson, M., Sagonas, K., and Johansson, E. 2002. The HiPE/x86 Erlang Compiler: System Description and Performance Evaluation Proceedings of the 6th International Symposium on Functional and Logic Programming, Aizu, Japan, September 2002. Springer Hu, Zhenjiang; Rodriguez-Artalejo, Mario (ed.) . - Berlin: Springer, (LNCS) vol: 2441 pages: 228-244 . Pettersson, M., Sagonas, K., Johansson, E. and Magnusson, U. 2001. "The HiPE/x86 Erlang Compiler: System Description and Performance Evaluation " In Proceedings of the 13th International Workshop on the Implementation of Functional Languages, Stockholm, Sweden, September pages: 17-31. Pettersson, P. 1999. Modelling and Verification of Real-Time Systems Using Timed Automata: Theory and Practice Ph.D. thesis, DoCS report 99/101, Uppsala University . <u>ps</u> , <u>pdf</u> , <u>webpage</u> Pettersson, P. and Yi, W. (eds.) 2005. "Formal Modeling and Analysis of Timed Systems, Third International Conference, FORMATS 2005, Uppsala, Sweden, September 2005, Proceedings. Lecture Notes in Computer Science, Springer-Verlag vol: 3829 . , pdf Pettersson, P. and Yi, W. (eds.) 2005. "Selected Papers of the 16th Nordic Workshop on Programming Theory (NWPT'04), October 6-8, 2004. " Nordic Journal of Computing vol: 12 (2) . , webpage Pettersson, P. and Yi, W. (eds.) 2004. Proceeding of the 16th Nordic Workshop on Programming Theory. October 6-8.

Technical Reports from the Department of Information Technology, Uppsala University vol: 41., pdf Pettersson, P. and Yi, W. (eds.) 2002. Workshop on Real-Time Tools Proceedings of the Workshop on Real-Time Tools 2002, Technical Report, Department of Information Technology vol: 5 . , <u>webpage</u> Pettersson, P. and Yovine, S. (eds.) 2001. Workshop on Real-Time Tools Proceedings of the Workshop on Real-Time Tools 2001, Technical Report. Department of Information Technology, Uppsala University, August vol: 14 . , webpage Runeson, J. 2000. Code compression through procedural abstraction before register allocation M.Sc. thesis, Uppsala University . ps Runeson, J. and Nyström, S.-O. 2003. Retargetable Graph-Coloring Register Allocation for Irregular Architectures SCOPES'03, Vienna, September 24-26 . , pdf Runeson, J. and Nyström, S.-O. 2002. Generalizing Chaitin's Algorithm: Graph-Coloring Register Allocation for Irregular Architectures Technical Reports from the Department of Information Technology, Uppsala University vol: 21., webpage Runeson, J., Nyström, S.-O. and Siödin, J. 2000. Optimizing Code Size through Procedural Abstraction In Proc. of Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES'2000), Technical reports from the Department of Information Technology vol: 22., pdf Sagonas, K. 2005. Experience from Developing the Dialyzer: A Static Analysis Tool Detecting Defects in Erlang Applications. In Proceedings of ACM SIGPLAN Workshop on the Evaluation of Software Defect Detection Tools (Bugs'05), Chicago, Illinois, June. . Sagonas, K. 2001. HiPE Version 1.0 Proceedings from Seventh International Erlang/OTP User Conference, Ericsson, Älvsjö, Sweden. . , webpage Sagonas, K. and Andersson, E. The HiPE Tool: An Integrated Environment for Performance-Tuning Erlang Applications Submitted for publication . Sagonas, K. and Stenman, E. 2003. Experimental evaluation and improvements to linear scan register allocation In Software -- Practice and Experience vol: 33(11) pages: 1003-1034 . Sagonas, K. and Wilhelmsson, J. 2006. Efficient memory management for concurrent programs that use message passing In Science of Computer Programming, October vol: 62(2) pages: 98-121 . , pdf Sagonas, K. and Wilhelmsson, J. 2006. Mark and Split In Proceedings of the ACM SIGPLAN International Symposium on Memory Management (ISMM'06), June. ACM Press. pages: 29-39 . , pdf Sagonas, K. and Wilhelmsson, J. 2004. Message Analysis-Guided Allocation and Low-Pause Incremental Garbage Collection in a Concurrent Language In Proceedings of ISMM'04: ACM SIGPLAN International Symposium on Memory Management, Vancouver, B.C., Canada, October. ACM Press. Sagonas, K., Pettersson, M., Carlsson, R., Gustafsson, P. and Lindahl, T. 2003. All you wanted to know about the HiPE compiler (and might have been afraid to ask) In Proceedings of the Second ACM SIGPLAN Erlang Workshop, Uppsala, Sweden, August. ACM Press. pages: 37-43 . Sandberg, C. 2005. Licentiate thesis proposal: Improvements of the Flow Analysis in WCET Tools Technical report MRTC: Sandberg 0837:2005 . , abstract Sandberg, C. 2003. Elimination of Unstructured Loops in Flow Analysis WCET03 workshop in conjunction with Euromicro Conference on Real-Time Systems, Porto, Portugal, July 1st. . , <u>pdf</u> Sandberg, C., Ermedahl, A., Gustafsson, J. and Lisper, B. 2006. Faster WCET Flow Analysis by Program Slicing ACM SIGPLAN Conference on Languages, Compilers and Tools for Embedded Systems (LCTES2006), ACM, Ottawa, Canada . , <u>abstract</u> Sandell, D., Ermedahl, A., Gustafsson, J. and Lisper, B. 2004. Static Timing Analysis of Real-Time Operating Systems Code In Proceedings of the 1st International Symposium on Leveraging Applications of Formal Methods (ISoLA '04) Paphos, Cyprus, October. Sehlberg, D. 2005. Static WCET Analysis of Task-Oriented Code for Construction Vehicles Master Thesis, MRTC . , pdf , abstract Sehlberg, D., Ermedahl, A., Gustafsson, J., Lisper, B. and Wiegratz, S. 2006.

Static WCET Analysis of Real-Time Task-Oriented Code in Vehicle Control Systems 2nd International Symposium on Leveraging Applications of Formal Methods (ISOLA'06), Paphos, Cyprus . , abstract Sjödin, J. and von Platen, C. 2001. Storage Allocation for Embedded Processors In Proc. of CASES'01, November 16-17, Atlanta, Georgia, USA. pages: 15-23 . , pdf Stappert, F., Ermedahl, A., and Engblom, J. 2001. Efficient Longest Executable Path Search for Programs with Complex Flows and Pipeline Effects Technical reports from the Department of Information Technology vol: 12 . ps , pdf , abstract , webpage Stappert, F., Ermedahl, A., and Engblom, J. 2001. Efficient Longest Executable Path Search for Programs with Complex Flows and Pipeline Effects In Proc. of CASES'01, November 16-17, Atlanta, Georgia, USA. pages: 132-140 . , pdf Stenman, E. 2002. Efficient implementation of concurrent programming languages Acta Universitatis Upsaliensis. Uppsala dissertations from the Faculty of Science and Technology, ISSN 1104-2516 vol: 43 Stenman, E. and Sagonas, K. 2002. On Reducing Interprocess Communication Overhead in Concurrent Programs Proceedings of the ACM SIGPLAN Erlang Workshop, Pittsburgh, Pennsylvania . - New York: ACM Press pages: 58-63 . Wall, A., Andersson, J. and Norström, C. 2006. Decreasing Maintenance Costs by Introducing Formal Analysis of Real-Time Behavior in Industrial Settings LNCS 4313: Leveraging Applications of Formal Methods, Springer Berlin/Heidelberg, November pages: 130-145 . , abstract Wall, A., Andersson, J. and Norström, C. 2003. Probabilistic Simulation-based Analysis of Complex Real-Times Systems, in Proceedings of the 6th IEEE International Symposium on Object-oriented Real-time distributed Computing , ISORC 2003, Hakodate, Hokkaido, Japan, May . , <u>pdf</u> , <u>abstract</u> Wall, A., Andersson, J., Neander, J., Norström, C. and Lembke, M. 2003. Introducing Temporal Analyzability Late in the Lifecycle of Complex Real-Time Systems in Proceedings of RTCSA 2003, February . , <u>pdf</u> , <u>abstract</u> Wall, A., Sandström, K., Mäki-Turja, J., Norström, C. and Yi, W. 2000. Verifying Temporal Constraints on Data in Multi-Rate Transactions Using Timed Automata In Proc. Seventh International Conference on Real-Time Systems and Applications (RTCSA 2000), IEEE Computer Society Press vol: accepted . Vera, X. 2004. Cache and Compiler Interaction (how to analyze, optimize and time cache behavior) PhD Thesis, Mälardalen University, Västerås pages: 245 . , pdf Vera, X. 2002. Towards A Static Cache Analysis for Whole Program Analysis Licentiate thesis ISSN 1404-3041 ISRN MDH-MRTC-59/2002-1-SE, Mälardalen University Press, March . ps , abstract Vera, X. and Xue, J. 2002. Let's Study Whole-Program Cache Behaviour Analytically In International Symposium on High-Performance Computer Architecture (HPCA 8) Cambridge, MA, February 2002, IEEE. . ps, abstract Wiklander, C. 1999. Verification of Erlang Programs using Spin M.Sc. thesis, KTH Wilhelm, R., Engblom, J., Thesing, S. and Whalley, D. 2003. Industrial Requirements for WCET Tools -- Answers to the ARTIST Questionnaire WCET03 workshop in Porto, Portugal, June. Held in conjunction with the 15th Euromicro Conference on Real-Time Systems. . , webpage Wilhelmsson, J. 2005. Efficient Memory Management for Message-Passing Concurrency IT Licentiate theses no 2005-001 pages: 114 . , abstract Wilhelmsson, J. 2002. Exploring Alternative Memory Architectures for Erlang: Implementation and Performance Evaluation Uppsala Master Thesis in Computing Science vol: 212 . ps Wilhelmsson, P. 2005. A Test Case Translation Tool: From Abstract Test Sequences To Concrete Test Programs Master thesis at Ericsson . Wilhelmsson, P. 2005. A Test Case Translation Tool - From Abstract Test Sequences To Concrete Test Programs M.Sc. Thesis, Department of Information Technology, Uppsala University . Zhang, Y. 2005. Evaluation of Methods for Dynamic Time Analysis for CC-Systems AB MRTC report, ISRN MDH-MRTC-182/2005-1-SE, Mälardalen Real-Time Research Centre, Mälardalen University . , pdf , abstract Övergaard, G. 2000. Formal Specification of Object Oriented Modeling Concepts

Ph.D. thesis, KTH nov .

Övergaard, G. 1998.

A Formal Approach to Relationships in the Unified Modeling Language Workshop on Precise Semantics for Software Modeling Techniques, ISCE'98 in Kyoto, Japan, April . <u>ps</u> Övergaard, G. and Palmkvist, K. 1998. A Formal Approach to Use cases and their Relationships In Proc. of UML '98: Beyond the notations pages: 309-317.

Updated 10-Jul-2007 10:07 by Roland Grönroos e-mail: info -at- astec.uu.se Location: http://www.astec.uu.se/Reports/final/publications.shtml

- <u>Uppsala University</u>
 <u>Department of Information Technology</u>
 <u>ASTEC</u>



2007-07-08



Appendix 2.

Final presentation of business ratios for ASTEC 1995 - 2007¹

One of the criteria for a successful competence centre is expansion. As seen from the following graphs and tables ASTEC increased its activities in many aspects over the first years. ASTEC were also capable to continue its level of activities during the crisis in the IT-sector during 2001-2003. This was partly achieved by increasing the number of industry partners (Fig 1). Expansion started again as times become well in 2004. Even the last year of activities 2005 increased the industry participation (Fig 2).

The industrial partners could not contribute according to the plan for phase 3. As a result of the restrictions in the agreement was the VINNOVA contribution decreased during 2003 (Fig 2, Tab 1). This had the effect that some VINNOVA funding was transferred into phase 4 (2004 and 2005). To maintain the staff had the academia to increase its contributions during 2002 and 2003. An intensive effort to broaden the industrial base for phase 4 were successful both the number of industrial parts (Fig 3) and their contributions during Phase 4 (Fig 2, Tab 1). The amount of studies and work carried out within ASTEC increased 2000 and 2004 (Fig 3) this is partly explained by increased number of MSc studies these years (Tab 2).

The costs for each man-year were 866 KSEK and the costs for management were 6.6% on average for the 10 years (Tab 1). In total has ASTEC carried out 179 man-years of studies (Tab 1).

ASTEC produced 259 publications, in these publications have 169 authors contributed (Fig 4, Tab 3). The publication rate dropped slightly at the start of each phase. This happens since it takes a while for new projects to obtain publishable results. This phenomenon can be seen at 1995, 1998, 2001 and 2004. The increased cost per publication and time requirement per publication also reflects the start of phases 1, 2 and 3 (Tab 1, Figs 5 and 6).

Roland Grönroos

¹ ASTEC business ratios are calculated from the costs and activities each year. There is no profit within ASTEC. Contributions from the parts are consumed the same year. The research results are transferred to the participating companies that may profit from them and according to the contracts share the profit with the researchers.





Figure 1) Number of industry partners in ASTEC 1996-2005.

Figure 2) The yearly contributions to ASTEC by NUTEK/VINNOVA, Academia and Industry.







Figure 3) The amount of studies carried out within ASTEC in man years for each year.

	Table 1) The contributions b	by ASTEC	partners and	business ratios
--	---------	------------------------------	-----------------	--------------	-----------------

		Phase 1		Pha	se 2		Phase 3		Pha	se 4	
					Ye	ear					
Contributions by	1995-96	1997	1998	1999	2000	2001	2002	2003	2004	2005	Sum
INDUSTRY	3568	2778	3520	5293	7219	6317	4759	5000	7385	8866	54705
ACADEMY	2375	3450	2347	4557	4688	5392	6159	7240	6982	5613	48804
NUTEK/VINNOVA	2295	3395	3134	5202	6869	5712	6672	4534	7128	7006	51948
Total (KSEK)	8238	9623	9001	15053	18777	17421	17591	16773	21495	21485	155456
											-
Management (KSEK)	380	818	721	1038	1066	1336	1293	1275	1180	1158	10264
Man power(man years)	6,0	9,1	12,5	17,5	25,0	20,5	20,7	20,0	26,0	22,2	179
Publications (no.)	8	19	12	22	35	28	33	34	29	28	248
											Mean
KSEK/man year	1371	1054	719	858	753	849	851	839	828	968	866
KSEK/Publication	1030	506	750	684	536	622	533	493	741	767	627
Man years/publication	0,75	0,48	1,04	0,80	0,71	0,73	0,63	0,59	0,90	0,79	0,72
Management/Total	5%	9%	8%	7%	6%	8%	7%	8%	5%	5%	6,6%

Table 2) Development of ASTEC staff categories,.

	Amount ea	Amount each year (man years)											
Category	1995-1996	1997	1998	1999	2000	2001	2002	2003	2004	2005			
Professor	0,5	0,3	0,6	0,6	2,1	1,8	1,4	1,3	1,3	1,0			
Senior researcher	1,2	2,1	2,5	4,1	2,8	2,4	2,1	2,1	2,9	2,5			
PhD student	3,3	4,1	6,3	7,1	9,0	7,1	10,6	8,3	8,4	8,5			
Industry researcher	1,0	1,7	2,2	2,1	3,8	1,7	2,5	2,8	3,5	3,1			
Industry PhD students				2,0	3,0	4,0	1,9	3,1	4,1	2,1			
Master of Science students				1,0	3,9	3,2	1,9	2,1	5,5	4,6			
Technical/administrative		1,1	1,0	0,6	0,5	0,4	0,3	0,3	0,3	0,5			
Total=	6,0	9,1	12,5	17,5	25,0	20,5	20,7	20,0	26,0	22,2			
Increase each year (man years)	-	3,1	3,4	5,0	7,4	-4,4	0,2	-0,7	6,0	-3,7			
Increase each year (%)	-	52%	37%	40%	42%	-18%	1%	-3%	30%	-14%			



Publications and exams



Figure 4) Publication rate and type of publication.

Table 3) Publication divided into different publication categories, note that conference, workshop and technical reports are dominating.

Publications							year							
type	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	Sum
Journal		1	2	2			1	4	9	4	7	5		35
Conference		1	6	5	8	14	9	17	6	13	7	2	1	89
Workshop		1	1	2	5	6	9	2	14	2	3			45
Technical report	1	3	9	2	4	4	4	3	3	4	2			39
Submitted														0
PhD thesis					1	2	1	2	1	1		1	1	10
Lic thesis					1	1		1	1		2	1		7
M.Sc. thesis		1	1	1	3	8	4	4		4	7	1		34
Sum	1	7	19	12	22	35	28	33	34	28	28	10	2	259



Figure 5) Time requirement per ASTEC publication, note the decrease in time per publication as a new phase develops. Phase 1 started 1995, phase 2 started 1998, phase 3 2001 and phase 4 in 2004.



Figure 6) The cost per ASTEC publication, note a similar trend as in the previous figure.





ASTEC Final Report 1995-2005



Appendix 3

Projects, their acronyms, names, leaders, goals, time period, volume and publication rate.

A total of 21 projects were carried out by 17 project leaders, the cost were 144 MSEK, 266 publications were produced. Results from the projects is presented in the section <u>Technical and scientific results</u>

Analysing ERLANG/OTP systems

Bengt Jonsson lead the project that were active the years 2001-2002 it had a volume of 1,2 MSEK, which corresponds to 1% of the total project volume, 4 publications were produced of which one was a PhD thesis.

Goal: To support the analysis of the ability of ERLANG systems to tolerate and recover crashes of individual processes.

ARENA (ASTEC Requirement Engineering Approach)

Roland Bol lead the project that were active the years 1995-1998 it had a volume of 4,7 MSEK, which corresponds to 3% of the total project volume, 4 publications were produced one was a MSc thesis. Goal: To improve the usefulness of the resulting requirements specification to design, formal verification and testing.

Auto

Wang Yi lead the project that were active the years 1998-2000 it had a volume of 3,4 MSEK, which corresponds to 2% of the total project volume, 19 publications were produced of which one was a PhD thesis.

Goal: A design methodology for embedded real-time systems. Development of a design method for Automotive Real-Time Applications.

BOOM (Formal Specification of Object-Oriented Modeling Concepts)

Joachim Parrow lead the project that were active the years 1995-1998 it had a volume of 3,7 MSEK, which corresponds to 3% of the total project volume, 3 publications were produced of which one was a PhD thesis.

Goal: The major goal was to develop a meta-language, named ODAL, in which the semantics of object-oriented specification notations can be given.

BUS

Wang Yi lead the project that were active the years 1999-2000 it had a volume of 1,8 MSEK, which corresponds to 1% of the total project volume, 2 publications were produced. Goal: This project was a case study. It aimed at modeling and analyzing a bus protocol, developed and implemented by ABB Automation Products, using state-of-the-art model checking tools, primarily UPPAAL.

Erl Ver (Erlang Verification)

Mads Dam lead the project that were active the years 1997-2001 it had a volume of 9,2 MSEK, which corresponds to 6% of the total project volume, 22 publications were produced of which one was a PhD thesis and 2 MSc theses.

Goal: A Verification Method for Erlang, developing a general verification tool for the Erlang programming language based on a combination of model checking, compositional and symbolic techniques.

HIPE (High Performance Erlang)

Kostis Sagonas, Mikael Pettersson lead the project that were active the years 1996-2005 it had a volume of 28,1 MSEK, which corresponds to 20% of the total project volume, 49 publications were produced of which one was a PhD thesis, 2 Licentiate theses and 5 MSc theses. Goal: To develop techniques for efficient compilation of concurrent functional programming languages.

PLEX

Björn Lisper lead the project that were active the years 2004-2005 it had a volume of 2,4 MSEK, which corresponds to 2% of the total project volume, 4 publications were produced of which one was a Licentiate thesis.

Goal: Methods to parallelize PLEX programs.

REMODEL

Christer Norström, Wang Yi lead the project that were active the years 2003-2005 it had a volume of 7,3 MSEK, which corresponds to 5% of the total project volume, 17 publications were produced of which one was a Licentiate thesis and 2 MSc theses.

Goal: To provide methods and tools for introducing timing analysis in existing industrial software systems.

SA (Static Analysis)

Sven-Olof Nyström lead the project that were active the years 1999-2001 it had a volume of 1,6 MSEK, which corresponds to 1% of the total project volume, 0 publications were produced. Goal: Analysis of types and process topology for static debugging.

SAAPP (Simulator-Aided Analysis of Parallel Processes)

Björn Victor lead the project that were active the years 2002-2005 it had a volume of 4,3 MSEK, which corresponds to 3% of the total project volume, 3 publications were produced. Goal: To monitor and analyse the execution of parallel programs at runtime, in a predictable and reproducible way, in order to find race conditions and other dependencies between processes.

SMC, FTA (Symbolic model Checking, Fault Tree Analysis)

Parosh Abdulla, Johann Deneux lead the project that were active the years 1999-2005 it had a volume of 11,4 MSEK, which corresponds to 8% of the total project volume, 12 publications were produced of which one was a Licentiate thesis and 4 MSc theses.

Goal: To develop tools to perform Fault Tree Analysis on time-dependent safety-critical systems.

Software Synthesis

Wang Yi lead the project that were active the years 2001-2003 it had a volume of 4,4 MSEK, which corresponds to 3% of the total project volume, 12 publications were produced of which one was a Licentiate thesis.

Goal: To develop (1) a tool for schedulability analysis of timed systems based on their design models and resource constraints. (2) a compiler to transform design models to executable code including a run-time scheduler (run time system) preserving the correctness and schedulability of the models.

Testning

Bengt Jonsson lead the project that were active the years 1999-2003 it had a volume of 6,9 MSEK, which corresponds to 5% of the total project volume, 25 publications were produced of which one was a Licentiate thesis and 6 MSc theses.

Three subprojects formed 2003 the testing cluster at ASTEC with the goals: Techniques for automated testing of computer systems. Central problems were: 1) - Symbolic techniques for generation of test suites from abstract models of system under test. 2) - Generation of test oracles from requirements of systems under test.

- AutoWay (Automatic Testing of a WAP Gateway) Paul Pettersson lead the project that were active the years 2004-2005 it had a volume of 3,1 MSEK, which corresponds to 2% of the total project volume. Goal: A method for model based tesing of Real-Time systems using UPPAAL and TIMES.
- DeTrack (Tracking Dependencies in Software Modules) Bengt Jonsson lead the project that were active the years 2004-2004 it had a volume of 1,7 MSEK, which corresponds to 1% of the total project volume. Goal: Developing a technique for detecting dependencies.
- STEP (Specification Testing environment for Erlang Protocol software) Bengt Jonsson lead the project that were active the years 2003-2005 it had a volume of 3,7 MSEK, which corresponds to 3% of the total project volume. Goal: Developing a tool for test case generation.

VASSCO (Verification of Asynchronous Systems of Synchronous Components) Roland Bol lead the project that were active the years 1997-1998 it had a volume of 0,9 MSEK, which corresponds to 1% of the total project volume, 0 publications were produced. Goal: UU was supposed to assist Prover in the Esprit project CRISYS: Critical Instrumentation and Control Systems, and to dig deeper scientifically in areas covered shallowly by the project.

WCET, RT (Worst Case Execution Time Analysis, Rela Time) Hans Hansson, Jakob Engblom, Björn Lisper lead the project that were active the years 1995-2005 it had a volume of 29,1 MSEK, which corresponds to 20% of the total project volume, 73 publications were produced of which 4 was PhD theses, 2 Licentiate theses and 10 MSc theses. Goal: A WCET prototype tool, containing all parts (flow analysis, pipeline analysis, cache analysis, WCET calculation).

VOCAL (Verification and Optimization with Constraints And Logic) Mats Carlsson lead the project that were active the years 1995-1997 it had a volume of 3,0 MSEK, which corresponds to 2% of the total project volume, 7 publications were produced of which one was a MSc thesis. Goal: The project developed a package for constraint programming over finite domains for such applications, as well as for general use.

WPO (Whole Programme Optimization)

Sven-Olof Nyström lead the project that were active the years 1997-2004 it had a volume of 12,2 MSEK, which corresponds to 8% of the total project volume, 10 publications were produced of which two was MSc theses.

Goal: To explore optimization techniques that become feasible when the entire program is available to the compiler. We focused on optimizations that reduce memory use.

Updated 20-Sep-2007 10:30 by Roland Grönroos e-mail: info -at- astec.uu.se Location: http://www.astec.uu.se/Reports/final/appendix3_projects.shtml

<u>Uppsala University</u>

<u>Department of Information Technology</u>
 <u>ASTEC</u>





Appendix 4

Theses made in ASTEC projects and the position and affiliation of the former students in September 2007

Tobias Amnell

Licentiate thesis 2003, Code Synthesis for Timed Automata, <u>pdf</u> Systems Engineering Consultant at Combitech AB

Johan Andersson

Licentiate Thesis 2005, Modeling the Temporal Behavior of Complex Embedded Systems - A Reverse Engineering Approach, <u>pdf</u>, <u>abstract</u>

PhD Student at Mälardalens högskola.

Johann Deneux

PhD Thesis 2006, Verification of Parameterized and Timed Systems: Undecidability Results and Efficient Methods, pdf

Researcher at Prover Technology

Jakob Engblom 2002.

PhD Thesis 2002, Processor Pipelines and Static Worst-Case Execution Time Analysis, <u>pdf</u>, <u>webpage</u> *Researcher at Virtutech AB*.

Andreas Ermedahl 2003.

PhD Thesis 2003, A Modular Tool Architecture for Worst-Case Execution Time Analysis, <u>pdf</u>, <u>abstract</u> *Researcher at Mälardalens högskola*.

Lars-åke Fredlund 2001.

PhD Thesis 2001, A Framework for Reasoning about Erlang Code, <u>pdf</u>, <u>abstract</u> *Researcher at the Swedish Institute of Computer Science*

Jan Gustafsson 2000.

PhD Thesis 2000, Analyzing Execution-Time of Object-Oriented Programs Using Abstract Interpretation, abstract

Professor at Mälardalens högskola.

Anders Hessel 2007.

PhD Thesis 2007, Model-Based Test Case Generation for Real-Time Systems, pdf

Licentiate thesis 2006, Model-Based Test Case Selection and Generation for Real-Time Systems, \underline{pdf} , webpage

Development Engineer at Enea Software

Johan Lindhult

Licentiate Thesis 2005, An Operational Semantics for Parallel Execution of Re-entrant PLEX, <u>abstract</u> *PhD Student at Mälardalens högskola*.

Marcus Nilsson

Licentiate thesis 2000, Regular Model Checking, ps , pdf , abstract

Paul Pettersson 1999.

PhD Thesis 1999, Modelling and Verification of Real-Time Systems Using Timed Automata: Theory and Practice, \underline{ps} , \underline{pdf} , webpage

Professor at Mälardalens högskola.

Christer Sandberg 2005.

Licentiate thesis 2005, Improvements of the Flow Analysis in WCET Tools, <u>abstract</u> *PhD Student at Mälardalens högskola*.

Erik Stenman 2002.

PhD Thesis 2002, Efficient implementation of concurrent programming languages

Licentiate thesis 1999, Performance Measurements and Process Optimization for Erlang, <u>ps</u> *Director of Engineering at Kreditor AB*.

Xavier Vera 2004.

PhD Thesis 2004, Cache and Compiler Interaction (how to analyze, optimize and time cache behavior), <u>pdf</u> Licentiate thesis 2002, Towards A Static Cache Analysis for Whole Program Analysis, <u>ps</u>, <u>abstract</u>

Jesper Wilhelmsson

Licentiate thesis 2005, Efficient Memory Management for Message-Passing Concurrency, <u>abstract</u> *PhD Student at Uppsala university*

Gunnar Övergaard

PhD Thesis 2000, Formal Specification of Object Oriented Modeling Concepts

Updated 15-Oct-2007 12:17 by Roland Grönroos

e-mail: info -at- astec.uu.se Location: http://www.astec.uu.se/Reports/final/these.shtml

- <u>Uppsala University</u>
 - Department of Information Technology

ASTEC



- **ASTEC** (Advanced Software TEChnology) was a competence centre in the area of software technology. Its purpose was to develop and support industrially applicable techniques for software specification, design, and development. It brought new technology into industrial applications and carried out academic research on industrially relevant problems in software development. High-level specification and programming languages, together with tools for specification, analysis, validation, simulation, and compilation were central topics for the centre. Particular emphasis was put on methods supporting the development of software for communication and control applications.
- **Partners**: ASTEC has been formed as a consortium of the following academic , industrial and governmental financing partners during 1995-2005.

1.Academy

Uppsala University, Mälardalen University, KTH and SICS.

2.Industry

Cross Country Systems AB ENEA Embedded Technology AB OSE Systems AB Ericsson Radio Systems AB Ericsson Telecom Systems AB Ericsson Utvecklings AB Ericsson AB (APZ) Ericsson AB (Erlang OTP, UKI/O) Ericsson AB (Erlang OTP, UKI/O) Ericsson AB (KI/EAB) Ericsson AB ESAB Welding Equipment AB I.A.R. Systems AB Logikkonsult NP AB Mecel AB Mobile Arts Prover Technology AB Rational Software Scandinavia AB T-Mobile (UK) Ltd. Telelogic AB Telelogic Sverige AB Telia AB Telia Validation AB Validation AB WM data Validation AB TIDORUM AB UPAAL Sweden AB Virtutech AB Volcano Communicaton Technologies AB Volvo Teknisk Utveckling AB

3. Governmental financing partners

NUTEK (Närings- och teknikutvecklingsverket) and VINNOVA, (Verket för innovationssystem)