

# Report for Phase 4 Year 9, 2004



UPPSALA UNIVERSITET



2005-06-10



# ASTEC Report for year 9, 2004

## **Table of Contents**

- 1. Summary (Sammanfattning)
- 2. Research activities and co-operation
- 3. Meetings
- 4. Research results and their effect on ASTEC partners
- 5. Participating staff
- 6. Economy report and budget
- 7. Information activities by ASTEC
- 8. Plan for activities after the ten years of VINNOVA funding.

### Appendices

- 1. Business ratios for ASTEC 2004
- 2. Review ASTEC Scientific Advisory Day: September 14th, 2004

## 1. Summary

During the year have parts of the activity plan that the partners agreed on at the negotiation at VINNOVA in January 2004 for phase 4 (the years 2004-2005) been carried out. Furthermore has planning for the period after year 10 been initiated and resulted in applications that have been granted funding to continue the process. Important project results are the automatic software analyser "Dialyzer" that has been designed, implemented and already is used by industry. Several case studies of industrial software have been carried out using the WCET tool. This has increased the knowledge about the WCET method at the industrial partners. The economy follows on the whole the budget, diminished contributions by some partners has been compensated by increased contributions by other partners.

## 1. Sammanfattning

Under år 2004 har ASTEC genomfört delar av den verksamhetsplan som parterna kom överens om för etapp 4 (åren 2004-2005) vid förhandlingen hos VINNOVA i januari 2004. Under året har även planering för kommande år ägt rum och ansökningar skickat in. Dessa har beviljats planeringsanslag. Viktiga projektresultat som framkommit under året är att den automatiska programanalysatorn "Dialyzer" har designat, implementerats och även börjat användas av industrin. Ett flertal studier av industriell programvara har utförts med WCET verktyget vilket ökat medvetenheten om dess användbarhet i industrin. Ekonomin följer i stort sett planeringen minskade insatser av några parter har kompenserats av ökade insatser från andra parter.

#### Tables

- Table 1. Project acronyms, names and goals.
- Table 2. The technical and application areas covered by ASTEC.
- Table 3. ASTEC Research projects.
  - Table 4, ASTEC Industrial partners.
- Table 5. Staff categories
- Table 6. Staff in each project.
- Table 7. Budget for phase 4 including result for2004
- Table 8. Industrial contributions



## 2. Research activities and co-operation

At the negotiation meeting in January 2004 at VINNOVA the participants agreed on starting the final phase of ASTEC. At the preceding process of discussions a set of research projects was formed (Table 1). These projects were composed to meet the needs from industry for pre and non-competitive research as well as exploring new areas and to be able to maintain and further develop software products with a long history of development and improvements. This software often forms the core in major products from the partners. The projects also meet the Academic demands for training PhD and M. Sc students as well as to provide top of the line research challenges. The projects were also selected to fit into the technical and application areas of ASTEC (Table 2). Some projects are mature entering or continuing the "commercialization phase", such as HiPE and WCET, others were initiated by new demands from industry, like PLEX and Remodel, that are exploiting the ability to solve complex problems that is found in academia.

Changes after the initial negotiation

- Eurocontrol had to withdraw from ASTEC since it was not possible for them to join a
- Competence centre. The project is carried out outside ASTEC in Uppsala.
- Validation AB were split between WM-Data Validation AB and Telia AB.
- IAR has been bought by NOCOM AB during 2005.

During 2004 ASTEC carried out research according to the activity plan in the two application and three technical areas (Table 1). The ten projects finally selected cover all areas, a few projects have activities in two or three areas (Table 2). The volume for each project is given in table 3. All projects have close industrial co-operation with one or several partners. ASTEC calculates each year a number of business ratios to follow-up the development as a competence centre (Appendix 1). ASTEC recovered from the stagnation in growth during 2001-2003 and has 2004 achieved the highest activity during its existence. The publication rate dropped a bit during 2004 to 31 publications, a phenomenon also seen at the start of previous phases.



Acronym	Name	Goal
HiPE	High Performance	To develop techniques for efficient compilation
	Erlang	of concurrent functional programming
		languages.
SAAPP	Simulator-Aided	To monitor and analyse the execution of parallel
	Analysis of Parallel	programs at runtime, in a predictable and
	Processes	reproducible way, in order to find race
		conditions and other dependencies between
		processes
Fault Tree Analysis		To develop tools to perform Fault Tree Analysis
		on time-dependent safety-critical systems
AuToWay	Automatic Testing	The testing cluster at ASTEC.
	of a WAP Gateway	The 3 projects focuses on techniques for
DeTrack	Tracking	automated testing of computer systems.
	Dependencies in	
	Software Modules	Central problems are:
STEP	Specification	- Symbolic techniques for generation of test
	Testing	suites from abstract models of system under test.
	environment for	- Generation of test oracles from requirements of
	Erlang Protocol	systems under test.
	software	
WPO	Whole Programme	To explore optimization techniques that become
	Optimization	feasible when the entire program is available to
		the compiler. We focus on optimizations that
		reduce memory use.
REMODEL		To provide methods and tools for introducing
		timing analysis in existing industrial software
		systems.
PLEX		Methods to parallelize PLEX programs.
WCET	Worst Case	A WCET prototype tool, containing all parts
	Execution Time	(flow analysis, pipeline analysis, cache analysis,
	Analysis	WCET calculation)

## Table 1. Project acronyms, names and goals.



Technical area Application area	Validation and Verification	Programming Language Implementation and Compilation	Real-Time, Embedded, and Distributed Systems
Software for Data- and Telecommunication Systems	AuToWay DeTrack STEP Fault Tree Analysis	HiPE PLEX	HiPE Remodel
Software for Embedded Applications	SAAPP Remodel Fault Tree Analysis	WCET WPO	Remodel WCET

#### Table 2. The technical and application areas covered by ASTEC.

## Table 3. ASTEC Research projects.

Project leaders, volume and the partner's contributions are given.

Project	Leader	Vol. <sup>1</sup>	Industral	Vinnova	Indus	stry	try Acad.	
		(MSEK)	Partners <sup>2</sup>		in kind	Cash		
HiPE	Kostis Sagonas	4,6	7, 12	1,4	0,6	1,0	1,6	
SAAPP	Björn Victor	1,3	15	0,5	0,4		0,4	
Fault Tree	Parosh Abdulla	1,8	11	0,4	1,2		0,2	
Analysis								
AuToWay	Paul Pettersson	1,7	8	0,6	0,6		0,5	
DeTrack	Bengt Jonsson	1,7	14	0,5	0,1	0,1	0,9	
STEP	Bengt Jonsson	1,3	10	0,4	0,5		0,4	
WPO	Sven-Olof Nyström	1,3	9	0,3	0,7		0,3	
REMODEL	Christer Norström	3,5	1	1,1	0,7	0,3	1,4	
PLEX	Björn Lisper	1,2	6	0,2	0,2	0,5	0,3	
WCET	Björn Lisper	2,8	2, 3, 4, 5,	1,0	1,2		0,5	
			13, 16					
Admin.		1,2		0,7			0,5	
SUM		22,2		7,2	6,2	1,9	7,0	

1) Volume = all contributions

2) For industrial partners list see table 4.



#### Table 4, ASTEC industrial partners.

- 1 ABB Automation Technologies AB
- 2 AbsInt Angewandte Informatik GmbH
- 3 Arcticus Systems AB
- 4 Cross Country Systems AB
- 5 ENEA Embedded Technology AB
- 6 Ericsson AB (APZ)
- 7 Ericsson AB (UKI/O)
- 8 Ericsson AB (KI/EAB)
- 9 I.A.R. Systems AB
- 10 Mobile Arts AB
- 11 Prover Technology AB
- 12 T-Mobile (UK) Ltd.\*
- 13 TIDORUM AB
- 14 WM data Validation AB
- 15 Virtutech AB
- 16 Volcano Communicaton Technologies AB
- 17 Volvo Teknisk Utveckling AB

### 3. Meetings

The year 2004 was a year of meetings to plan the future. In May there were a brainstorm meeting with the leaders at ASTEC partners invited. This meeting was the start of the application process for new centres in the sprit of ASTEC with the industrial and research challenges of tomorrow (available at the internal part of www.astec.uu.se). Applications were subsequently sent to the Swedish Agency for Innovation Systems (VINNOVA) and the Swedish Foundation for Strategic Research (SSF).

At the "ASTEC Scientific Advisory Day in September 2004" the Scientific Advisory Board comprising of Neil Jones (University of Copenhagen), Bernhard Steffen (University of Dortmund) and Neeraj Suri (TU Darmstadt) gave comments on projects for the remaining period (Appendix 2). The concluding remark by the advisors really boosts our self-esteem. "Overall, we emphatically feel that ASTEC has developed over the years to be considered a success story for a competence centre. Its development of competence in SW within Sweden is undisputed, and has made its mark as a leading centre worldwide! Given its academic and applied impact, we strongly support any efforts that would help sustain (& increase) the essence of this competence for the years ahead."

ASTEC also arranged a number of seminars and project leader meetings.



## 4. Research results and their effect on ASTEC partners

**WPO** (Whole Programme Optimization) and **DeTrack** has contributed to the industrial partners potential for future development of existing products. However due to circumstances outside the control of the persons directly involved in the projects, have the industrial partners switched priorities. Both industries have changed owners since the start of phase 4. This has resulted in activities to finalize the projects.

At the **DeTrack** project, a technique for detecting dependencies was developed and implemented. The technique has been used to detect dependencies in a system module under test at Validation AB. The results have been validated with system experts at Validation AB.

The **Remodel** project includes research groups at ABB, Uppsala University and Mälardalens högskola in a joint effort on modelling the ABB Robotics system. The ASTEC-supported past development of the UPPAAL and TIMES tools has been used to model and simulate systems with timing and stochastic behaviours. The project is highly promising to create a model of great use for ABB Robotics. A set of three tools has already been developed. One project member, Anders Wall, has been hired by ABB as a researcher from November 2004.

The software testing project **AutoWay** (Automatic Testing of a WAP Gateway) is developing a method for model based testing of Real-Time systems (the WAP Gateway) using the same tools (UPPAAL and Times) as the Remodel project. A formal model of the WAP Gateway has been produced and implementation of a test case generator is ready. A PhD student has visited Ericsson for 2 weeks to study the WAP Gateway.

The testing project **STEP** (Specification Testing environment for Erlang Protocol software) A tool for test case generation has been developed. This tool has been used to generate test suites from a specification of a product at Mobile Arts. The tool will be released to the community of Erlang developers. Co-operation is planned with the AutoWay project on test case generation for WAP Gateway in collaboration with Ericsson AB.

The **Fault Tree Analysis** project is developed in collaboration with Prover Technology through its involvement in the EC project ISAAC, Prover Technology has contacts with aircraft manufacturers (Airbus, Saab, Dassault, Alenia). Airbus uses Scade to model systems from an abstract point of view and to design concrete components. Since Scade's code generator is a certified tool, it can be used to automatically generate software which can be executed on systems embedded into civil aircrafts. This automated code generation helps to avoid bugs introduced by humans while programming, but it is still necessary to validate the specification. Esterel Technologies addressed this issue with their Scade Design Verifier, which is built on top of Prover's model checker. Today, the version of Scade available for sale includes Prover's model checker. Fault Tree Analysis, which we developed within ASTEC, may be included in future versions of the Design Verifier. Airbus is currently evaluating the FTA tool on actual subsystems of their aircrafts.

Due to its set-up the project has a lot of international cooperation besides the industries mentioned above. We cooperate with ITC-IRST (www.itc.it/irst), in the area of hybrid model checking. To allow continuous dense time and thereby a more realistic modelling.

ONERA/Cert (www.cert.fr), is responsible for the Common Cause Analysis with ISAAC. In Fault Tree Analysis, a common assumption is that failure of components are independent. This is not a very realistic assumption, since a single event e.g. a lightning may cause several failures to happen simultaneously. A requirement for reliable systems is that no combination of n failures may cause the system to become unsafe. Parameter n is chosen according to the required level of reliability of the system. In order to take into account common causes of



component failures, the above statement should be modified: "No combination of n independent failures may cause the system to be unsafe". We are currently cooperating with ONERA to modify the existing implementation to support common causes.

OFFIS (www.offis.de) uses Statemate to model systems, and Prover's model checker for verification. OFFIS is responsible for the Human Error Analysis section of ISAAC, which assesses effects of human errors on the safety of the aircraft. A model of the pilot is made from documents describing usual procedures (refuel in air, landing...). Then failures are injected into the model, thus modelling the possibility of human errors i.e. deviations from the documented procedures. This methodology is very similar to Fault Tree Analysis, where hardware failures are replaced with human errors. OFFIS is investigating the possibility to use Prover's model checker to perform the analysis, similarly to the method we developed to perform Fault Tree Analysis using a model checker. Saab provides procedure descriptions.

The **HiPE** (High Performance Erlang) project research results in optimizations for the worldwide Erlang community and specifically for Ericsson. Here is this years results.

#### Correctness analysis of Erlang programs

In safety-critical and high-reliability systems, software development and maintenance are costly endeavours. The cost can be reduced if software errors can be identified through automatic tools such as program analyzers and compile-time software checkers. To this effect, we have recently designed and implemented a software tool, called Dialyzer. Dialyzer uses lightweight static analysis to detect discrepancies (i.e., software defects such as exceptionraising code or hidden failures) in large commercial telecom applications written in Erlang. Dialyzer, starting from virtual machine bytecode, discovers, tracks, and propagates type information which is often implicit in Erlang programs, and reports warnings when a variety of type errors and other software discrepancies are identified. Since the analysis currently starts from bytecode, it is completely automatic and does not rely on any user annotations. Moreover, it is effective in identifying software defects even in cases where source code is not available, and more specifically in legacy software which is often employed in high-reliability systems in operation, such as telecom switches. With the help of our industrial partners, we have applied our tool to a handful of real-world applications, each consisting of several hundred thousand lines of code, and described our experiences and the effectiveness of our techniques in a paper presented at APLAS'04. The Dialyzer tool has been extremely successful. It has been adopted by many Erlang projects and will soon be incorporated in the Ericsson's development environment of GPRS, AXD301, and T-Mobile's.

#### A HiPE compiler for AMD64 machines

The first 64-bit back-end of the HiPE compiler, has been developed and reached the robustness and maturity of the SPARC and x86 back-ends. Performance results show that the resulting system, HiPE/AMD64, is significantly faster than the default virtual machine-based implementation of Erlang, and achives speedups comparable to and sometimes better than those of the more mature HiPE/SPARC and HiPE/x86 compilers. The HiPE/AMD64 compiler was included in the Erlang/OTP release 10 (R10) by Ericsson in October 2004.

#### A better exception mechanism for Erlang

Working in collaboration with the implementors of Erlang/OTP, we designed and developed a better exception mechanism based on a try/catch construct, similar to that used in Java. Ericsson has integrated a complete implementation of the mechanism in Erlang/OTP in release R10B.



*Design of compilation techniques for adaptive pattern matching over binary data* Pattern matching is an important operation in functional programs. We have presented an approach to extend pattern matching to terms without (much of a) structure such as binaries which is the kind of data format that network applications typically manipulate. The effectiveness of our techniques was evaluated using implementations of network protocols taken from telecom applications. The overall performance of the proposed scheme was shown to be competitive with versions of the same application written in a low-level language such as C.

The **SAAPP** (Simulator-Aided Analysis of Parallel Processes) project has created contacts between SICS (the Time Bending project), the EU project RUNES, Virtutech AB and ENEA Embedded Technology AB in the efforts to detect and debug race conditions. A tool for the detection has been developed.

The WCET (Worst Case Execution Time Analysis) project has during 2004 increased the knowledge at the industrial partners about the WCET method to analyse time critical software by carrying out quite a few case studies on industrial software. Furthermore a new version of the WCET tool Bound-T is being developed. WCET has one of the most extensive international co-operation of the ASTEC projects both with the industrial partners (Table 2) and within the EU project ARTIST2. Dr. Xavier Vera defended his thesis in January 2004, he is now at Intel Labs, Barcelona, Spain.

The **PLEX** project started in April 2004. PLEX is an in-house language at Ericsson for programming AXE telephone exchanges. Ericsson would like to replace the current, sequential central processor in the AXE with a parallel processor. The existing PLEX code must therefore be parallelised. This requires a formalisation of PLEX semantics for both sequential and parallel execution models. The project has arranged an industrial seminar, made the 2 reports "A Formal Semantics for PLEX" and "Semantics of the language PLEX in a single processor". The project is planned to continue at least until March 2006 with support from Ericsson.

#### Voices from industry

Ericsson AB UKI/O, kenneth.lundin@ericsson.com

"We have on top of the original plan made a cash contribution of 500 000 SEK since Dialyzer has been such success within the HiPE project and already shown to be valuable for Ericsson."

#### TIDORUM AB

The collaboration with ASTEC on development of Tidorum's WCET tool was useful both directly -- much of the work on a tool version for the Renesas H8/300 processor was completed in 2004 -- and indirectly as it exposed the tool's architecture to outside review and comment.

The contact with ASTEC contributed to Tidorum joining the ARTIST2 Network of Excellence, cluster on "Compilers and Timing Analysis" which started in 2004.

The ASTEC/WCET work, in 2004 and currently, on improved modelling of the arithmetic computations in a program (interval analysis, pointer analysis) is very interesting to Tidorum and there is a clear need to add such functionality to Tidorum's WCET tool in the future. Niklas Holsti, Tidorum Ltd.



## 5. Participating staff

During 2004, 71 persons have been directly involved in ASTEC activities (Table 5 and 6), the total activity in ASTEC where 26 man-years (Table 2 in Appendix 1). That is the highest so far for ASTEC. The highest increases were in the M. Sc. students and Industry PhD student categories.

#### Table 5. Staff categories

Category	Number of persons
Professor	4
Senior Academic Research	her 8
Industry researcher	32
Industry PhD student	5
PhD student	9
M. Sc. Student	11
Administrative staff	2
Sum	71

## Table 6. Staff in each project.

Project	Title *project leader	Name	Affiliation
Admin	Professor	Bengt Jonsson	UU (Uppsala University)
	Senior Researcher*	Kostis Sagonas	UU
	Coordinator	Roland Grönroos	UU
	Economist	Patrik Johansson	UU
AuToWay	Senior Researcher*	Paul Petterson	UU
	Industry researcher	Tomas Aurell	Ericsson AB (KI/EAB)
	Industry researcher	John Orre	Ericsson AB (KI/EAB)
	Ph.D. Student	Anders Hessel	UU
	M.Sc. student	Peyman Tavanaye Rashid	Ericsson AB (KI/EAB)
	M.Sc. student	Per Wilhelmsson	Ericsson AB (KI/EAB)
DeTrack	Professor	Parosh Abdulla	UU
	Professor*	Bengt Jonsson	UU
	Industry researcher	Stig Johansson	WM Data Validation AB
	Industry researcher	Stefan Mangenat	Validation AB
	Industry researcher	Lena Nyberg	WM Data Validation AB
	Industry researcher	Tomas Reidmar	WM Data Validation AB
	Industry Ph.D. Student	Nomene Ben Henda	Validation AB + UU
	Ph.D. Student	Johann Deneux	UU + Prover Technology AB
Fault Tree Analysis	Professor*	Parosh Abdulla	UU
	Professor	Bengt Jonsson	UU
	Industry researcher	Ludvig Borgne	Prover Technology AB
	Industry researcher	Gunnar Stålmarck	Prover Technology AB
	Industry researcher	Ove Åkerlund	Prover Technology AB
	Industry Ph.D. Student	Johann Deneux	UU + Prover Technology AB



Table	e 6.	continued.

Project	Title *project leader	Name	Affiliation
HIPE	Senior Researcher	Mikael Petterson	UU
	Senior Researcher*	Kostis Sagonas	UU
	Industry researcher	Björn Gustavsson	Ericsson AB (UKI/O)
	Industry researcher	Sean Hinde	T-Mobile Inc.
	Industry researcher	Kenneth Lundin	Ericsson AB (UKI/O)
	Industry researcher	Raimo Niskanen	Ericsson AB (UKI/O)
	Industry researcher	Patrik Nyblom	Ericsson AB (UKI/O)
	Industry researcher	Ulf Wiger	Ericsson AB (UKI/O)
	Ph.D. Student	Richard Carlsson	UU
	Ph.D. Student	Per Gustafsson	UU
	Ph.D. Student	Tobias Lindahl	UU
	Ph.D. Student	Jesper Wilhelmsson	UU
	M.Sc. student	Daniel Luna	UU
PLEX	Professor*	Björn Lisper	MDH
	Senior Researcher	Jan Gustafsson	UU/MDH
	Industry researcher	Ole Kjöller	Ericsson AB (APZ)
	Industry researcher	Janet Wennersten	Ericsson AB (APZ)
	Ph.D. Student	Johan Eriksson	MDH
REMODEL	Professor	Björn Lisper	MDH
	Professor	Wang Yi	UU
	Senior Researcher	Anders Wall	MDH
	Industry researcher	Peter Eriksson	ABB Automation
			Technologies AB
	Industry researcher	Magnus Larsson	ABB Automation
	Prof. + Industry	Christer Norström	ABB Automation
	researcher*		Technologies AB + MDH
	Industry Ph.D. Student	Johan Andersson	ABB Automation
	Ph. D. Student	Loopid Mokrushin	Iechnologies AB + MDH
	MSc. student	Irobi licoma Sandra	00 MdH
	M.Sc. student	Anders Johnsson	MOH
	M.Sc. student	Anuers Johnsson	MDH
	M.SC. Student	RUY MISSON	
JAAFF	Industry researcher	bjorni victor	Virtutoch AP
	Industry researcher	Jakob Eligbiolii Bongt Vornor	Virtutech AB
	Ph D. Student	Karl Marklund	
STED	Professor*	Ronat Jonsson	
JIEF	Sonior Passarshar	Bellyt JUIISSUII	
	Industry researcher	Cöran Påga	UU MahilaArta AP
	Industry researcher	Lorg Kori	MobileArts AB
		Lais Ndii	
	industry Ph.D. Student	Jonan Biom	Modilearts AB + UU



#### Table 6. Continued.

Project	Title *project leader	Name	Affiliation
WCET	Professor*	Björn Lisper	MDH
	Senior Researcher	Andreas Ermedahl	UU
	Senior Researcher	Jan Gustafsson	MDH
	Industry researcher	Christian Ferdinand	AbsInt Angewandte Informatik GmbH
	Industry researcher	Niklas Holsti	Tidorum AB
	Industry researcher	Anders Kallerdahl	Volcano Communicaton Technologies AB
	Industry researcher	Jan Lindblad	ENEA Embedded Technology AB
	Ph.D. Student	Christer Sandberg	MDH
	M.Sc. student	Susanna Byhlin	MDH
	M.Sc. student	Daniel Sandell	MDH
WPO	Senior Researcher*	Sven–Olof Nyström	UU
	Industry researcher	Jan-Erik Dahlin	IAR AB
	Industry researcher	Mats Fors	IAR AB
	Industry researcher	Olle Landström	IAR AB
	Industry researcher	Carl von Platen	IAR AB
	Industry Ph.D. Student	Johan Runesson	UU + IAR AB
	M.Sc. student	Andreas Lundin	UU
	M.Sc. student	Henrik Nyman	UU
	M.Sc. student	Daniel Widenfalk	UU

#### 6. Economy report and budget

The total budget for phase 4 has increased from 38,3 MSEK at the negotiation in January 2004 (not shown) to 42 MSEK (Table 7). The major changes occurred due to higher academia contribution and the possibility to transfer 1.9 MSEK of VINNOVA contributions from phase 3. The industrial contribution budget (Table 8) is mainly lower since Eurocontrol did not join ASTEC and a lower than initially expected contribution were obtained from AbsInt Angewandte Informatik GmbH. However, Ericsson increased the contribution above the plan during 2004 with 0.5 MSEK in cash. A few activities have been postponed from 2004 till 2005 (Arcticus, CC-systems). The total industrial contribution reached 95% of the initially planned amount.

#### Table 7. Budget for phase 4 including result for 2004

	Budget for phase 4	Division	Result 2004	Division	Budget 2005	Division
	(SEK)	(%)	(SEK)	(%)	(SEK)	(%)
Industry Academia (Uppsala and	15 134 000	36%	8 051 178	36%	7 082 822	36%
Mälardalen Universities)	12 982 000	31%	6 982 000	32%	6 000 000	30%
VINNOVA**	13 906 475	33%	7 127 961	32%	6 778 514	34%
Sum	42 022 475	100%	22 161 139	100%	19 861 336	100%

\*\*VINNOVA contribution transferred from phase 3 included, 1906 475 SEK



	Budget 2004	Result	2004	Of which was cash	Updated budget 2005
Industry	(SEK)	(SEK)	% of budget	(SEK)	(SEK)
ABB Automation Technologies AB	1 000 000	1 020 000	102	-	1 000 000
AbsInt Angewandte Informatik GmbH	1 606 000	753 097	47	-	924 000
Arcticus Systems AB	50 000	-	0	-	100 000
Cross Country Systems AB	40 000	-	0	-	40 000
ENEA Embedded Technology AB	125 000	21 000	17	-	125 000
Ericsson AB (APZ)	773 000	676 760	88	483 000	773 000
Ericsson AB (UKI/O)	550 000	1 068 000	194	500 000	930 000
Ericsson AB (KI/EAB)	473 000	588 000	124	-	473 000
I.A.R. Systems AB	500 000	694 500	139	-	-
Mobile Arts AB	500 000	500 000	100	-	500 000
Prover Technology AB	1 000 000	1 168 000	117	-	1 000 000
T-Mobile (UK) Ltd.*	500 000	500 000	100	500 000	-
TIDORUM AB	305 000	272 875	89	-	305 000
WM data Validation AB	300 000	184 800	62	100 000	-
Virtutech AB	384 000	437 700	114	-	448 000
Volcano Communicaton Technologies AB	360 000	166 446	46	-	-
Volvo Teknisk Utveckling AB	50 000	-	0	-	-
Sum	8 516 000	8 051 178	95	1 583 000	6 618 000

## 7. Information activities by ASTEC

A major information channel is the 222 publications. Our website www.astec.uu.se is continuously updated with new information about seminars, events we participate in and publications. Presentation at conferences is another strong channel for dissemination of results, which also give the opportunity to personal contacts. ASTEC participated with several researchers at "10:th Erlang User Conference".in Stockholm, at "Seminar Day 2004-10-20 on Soft Real-Time Aspects in Ericsson's Telecom Systems" in Västerås and at "ISoLA - 1st International Symposium on Leveraging Applications of Formal Methods" in Cyprus.

## 8. Plan for activities after the ten years of VINNOVA funding.

At 2004 intensive discussions between industry and academia on the future were initiated. Applications have been sent to the Swedish Agency for Innovation Systems (VINNOVA) and the Swedish Foundation for Strategic Research (SSF) our applications have been granted planning grants. We will continue the process to expand the co-operation between industry and academia.



2005-06-08



Appendix 1.

# Business ratios for ASTEC 2004<sup>1</sup>

The amount of studies and work carried out within ASTEC increased with 30% during 2004 (Fig 1). Although almost all staff categories increased did the amount of MSc studies contribute most to this increase (Tab 2). The last 2 years of phase 3 (2001 to 2003) was challenging from an economic point of view. The industrial parts could not contribute according to the plan for phase 3. This had the effect that some VINNOVA funding had to be transferred into phase 4 (2004 and 2005). Therefore was the VINNOVA contribution low during 2003 (Fig 2, Tab 1). To maintain the staff had the academia to increase its contributions during 2002 and 2003. An intensive effort to broaden the industrial base for phase 4 were successful both the number of industrial parts (Fig 3) and their contributions have increased substantially during 2004 (Fig 2, Tab 1).

The cost for each man-year has been about 850 KSEK the last 4 years.(Tab 1). Management costs is about 7%. Management includes all expenses except direct research.

In total has ASTEC carried out 157 man-years of studies (Tab 1) and produced 222 publications (Fig 4, Tab 3), in these publications have 151 authors contributed.

The publication rate dropped slightly during 2004. It takes a while for new projects to obtain publishable results. This phenomenon can also be seen at 95, 98 and 2001. The increased cost per publication and time requirement per publication also reflects the start of phases 1, 2 and 3 (Tab 1).

Roland Grönroos

<sup>&</sup>lt;sup>1</sup> ASTEC business ratios are calculated from the costs and activities each year. There is no profit within ASTEC. Contributions from the parts are consumed the same year. The research results are transferred to the participating companies that may profit from them and according to the contracts share the profit with the researchers.







Figure 2) The yearly contributions to ASTEC by NUTEK/VINNOVA, Academia and Industry.





Figure 3) Number of industry part in ASTEC



## Table 1) The contributions by ASTEC parts and business ratios.

		Phase 1		Pha	se 2		Phase 3		Phase 4	
					Year					
Contributions by	1995-96	1997	1998	1999	2000	2001	2002	2003	2004	Sum
INDUSTRY	3568	2778	3520	5293	7219	6317	4759	5000	8051	46505
ACADEMY	2375	3450	2347	4557	4688	5392	6159	7240	6982	43191
NUTEK/VINNOVA	2295	3395	3134	5202	6869	5712	6672	4534	7193	45007
Total (KSEK)	8238	9623	9001	15053	18777	17421	17591	16773	22227	134703
Management (KSEK)	380	818	721	1038	1066	1336	1293	1275	1180	9106
Man power(man years)	6,0	9,1	12,5	17,5	25,0	20,5	20,7	20,0	26,0	157,3
Publications (no.)	8	19	12	22	35	29	33	33	31	222
										Mean
KSEK/man year	1371	1054	719	858	753	849	851	839	856	856
KSEK/Publication	1030	506	750	684	536	601	533	508	717	607
Man years/publication	0,75	0,48	1,04	0,80	0,71	0,71	0,63	0,61	0,84	0,71
Management/Total	5%	9%	8%	7%	6%	8%	7%	8%	5%	7%

## Table 2) Development of ASTEC staff categories,.

	Amount each year (man years)								
Category	1995-1996	1997	1998	1999	2000	2001	2002	2003	2004
Professor	0,5	0,3	0,6	0,6	2,1	1,8	1,4	1,3	1,3
Senior researcher	1,2	2,1	2,5	4,1	2,8	2,4	2,1	2,1	2,9
PhD student	3,3	4,1	6,3	7,1	9,0	7,1	10,6	8,3	8,4
Industry researcher	1,0	1,7	2,2	2,1	3,8	1,7	2,5	2,8	3,5
Industry PhD students				2,0	3,0	4,0	1,9	3,1	4,1
Master of Science students				1,0	3,9	3,2	1,9	2,1	5,5
Technical/administrative		1,1	1,0	0,6	0,5	0,4	0,3	0,3	0,3
Total=	6,0	9,1	12,5	17,5	25,0	20,5	20,7	20,0	26,0
Increase each year (man years)	-	3,1	3,4	5,0	7,4	-4,4	0,2	-0,7	6,0
Increase each year (%)	-	52%	37%	40%	42%	-18%	1%	-3%	30%



## **Publications and exams**



Figure 4) Publication rate and type of publication.

**Table 3) Publication divided into different publication categories,** note that conference, workshop and technical reports are dominating.

Publications	year										
type	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	Sum
Journal		1	2	2			1	4	8	3	21
Conference		1	6	5	8	14	9	17	5	13	78
Workshop		1	1	2	5	6	9	2	14	3	43
Technical report	1	3	9	2	4	4	3	3	3	5	37
Submitted							2		1	3	6
PhD thesis					1	2	1	2	1	1	8
Lic thesis					1	1		1	1		4
M.Sc. thesis		1	1	1	3	8	4	4		3	25
Sum	1	7	19	12	22	35	29	33	33	31	222



**Figure 5) Time requirement and cost per ASTEC publication**, note the decrease in time per publication as a new phase develops. Phase 1 started 1995, phase 2 started 1998, phase 3 2001 and phase 4 in 2004.







## Review - ASTEC Scientific Advisory Day: September 14<sup>th</sup>, 2004

These remarks expand on the verbal summary made on Sept. 14th by the ASTEC Scientific Advisory Board comprising of Neil Jones (University of Copenhagen), Bernhard Steffen (University of Dortmund) and Neeraj Suri (TU Darmstadt).

As ASTEC is entering its last year of operation, the nature of our comments differs from past reports. In this instance our comments are more oriented towards minor re-tuning (perhaps for financial allocation of remaining ASTEC funding) of projects, as well as offering some suggestions for conducting a reflective assessment of ASTEC accomplishments over its tenure.

Some brief comments on the individual projects - we refrain from detailed technical comments given the stage of development of the projects.

**AUTOWAY:** Syntax free, model based, timed specs environment and generation of test sequences is both a technologically challenging and high applied-impact project (Ericsson WAP Gateway). This project has developed really well and sustained effort for it over the duration of ASTEC (and beyond it) would be a very worthy endeavor. The co-development of the formal constructs for test criteria and associated tool development is a solid effort worth completing, and further development and generalization.

**STEP:** Specification Testing Env. for Erlang Protocol SW: For STEP, we express a positive tenor similar to AUTOWAY. Generalizing to non-Erlang specific protocols would be a useful thrust to develop.

**DETRACK:** Given the changes in industrial support for this project, perhaps this project may need to be de-scoped. It might be worth considering how the current processes for ascertaining input - output correlations might be useful for the other ASTEC testing projects.

**WCET:** This project has really matured. In the past, we have expressed critiques about the fuzzy plan for end-goals for this project. At this stage, we find the accomplishments and clear focus on automated flow analysis, static analysis for dynamic program behavior, and the technology transfer projects (ENEA, Volcano, Bound T) to be very meaningfully set up. This project would benefit from sustained support. WCET ties to ongoing EU activities such as ARTIST2 should provide a continued forum for its impact on the community.

**REMODEL:** Simulation based timing analysis of industrial RT systems: Another solid project worth supporting fully .

**HIPE** has always been quality work and this is continuing well. The development of the DIALYZER automated code "deficiency/inconsistency/anomaly" highlighting tool is an excellent industrial impact effort that could be expanded. Aspects of automation, degree of

false warning vs. coverage issues, nature of deficiency, and tying detection to design process all offer interesting growth areas.

**PLEX:** Parallel Execution of PLEX programs - While we appreciate the strong industrial need from Ericsson for PLEX, its generalized impact (academic and technical) is limited and unclear at present. Additional efforts scoping its potential to general code transformation/parallelization aspects would be helpful. The presented relation (constraint?) to OO methodologies was not convincing. Perhaps, industrial support offers the more relevant support forum for PLEX.

**Safety Analysis:** Fault Tree analysis with SCADE: There is much existing work in this area since the 70's. It would help to have a crisper relation shown to existing state of the art, criteria for evaluating success, and the potential for future impact in ASTEC and outside, prior to scoping future efforts for the project.

**SAAPP:** Simulator Aided Analysis of Parallel Processes: A prototype based on the Virtutech SIMICS system has been developed, but it was unclear whether Virtutech is participating in the research. The presentation seemed only to describe application of ideas known from RecPlay, and no SAAP-authored reports appeared in the reference list beyond mention of a planned NWPT'04 paper. The project's goals and success criteria were less convincing than some of the other ASTEC projects. In our opinion they need considerable sharpening if SAAPP is to continue into ASTEC's final period.

**WPO:** Whole Compiler Optimization: While reasonable work has been done here, and a workshop paper presented, it looks like a point of diminishing returns has been reached. WPOs stated goal is "not to discover new techniques but to discover whether standard, rather labor-intensive techniques can be replaced by simpler ones". The scientific value of this is unclear, as well as the question of just how it could be proved/disproved. Also unclear is the amount of IAR participation in the scientifically relevant part of the project, and the relevance of the C++ cross compiler.

#### **General Suggestions:**

Planning for the coming year, we suggest sustained support for AUTOWAY, STEP, WCET, REMODEL and HIPE. The projects with higher applied content might be better expanded with industrial support as appropriate.

It might be a useful ASTEC internal assessment, and also for future planning activity, to consider some form of tabulation of all project results. Some possibilities might be to tabulate along the following lines:

- 1. Overall Planned Goal
- Scientific Plans

   a) Planned Scientific Goals

b) Derivate Scientific Goals (planned or resultant from project progress)

- 3. Scientific State of the Art
- 4. Status of Achieved Results: Success Metrics
  - fundamental advancements?
  - impact?
  - leading to other open problems?
- 5. Status of project:
  - done?
  - modified?
  - sets the foundation for future larger problems?
- 6.. Identically for Applied/Technology Transfer/Tools and plans
  - a) ...
  - b) ...

This might help crystallize all key ASTEC contributions and also help in planning for the future.

Overall, we emphatically feel that ASTEC has developed over the years to be considered a success story for a competence center. Its development of competence in SW within Sweden is undisputed, and has made its mark as a leading center worldwide! Given its academic and applied impact, we strongly support any efforts that would help sustain (& increase) the essence of this competence for the years ahead.



- ASTEC (Advanced Software TEChnology) is a competence center in the area of software technology. Its purpose is to develop and support industrially applicable techniques for software specification, design, and development. It shall bring new technlogy into industrial applications and perform academic research on industrially relevant problems in software development. High-level specification and programming languages, together with tools for specification, analysis, validation, simulation, and compilation are central topics of the center. Particular emphasis is put on methods supporting the development of software for communication and control applications.
- Partners: ASTEC has been formed as a consortium of the following academic and industrial partners during phase 4.

1.Academy at Uppsala University (UU) The Department of Information Technology Mälardalen University.

2.Industry

ABB Automation Technologies AB AbsInt Angewandte Informatik GmbH Arcticus Systems AB Cross Country Systems AB ENEA Embedded Technology AB Ericsson AB (APZ) Ericsson AB (UKI/O) Ericsson AB (KI/EAB) I.A.R. Systems AB Mobile Arts AB Prover Technology AB T-Mobile (UK) Ltd. **TIDORUM AB** WM data Validation AB Virtutech AB Volcano Communicaton Technologies AB Volvo Teknisk Utveckling AB

3. VINNOVA, Verket för innovationssystem